{"title":"基于标准单元库的复杂栅极缺陷/故障分析专用软件工具的开发","authors":"M. Blyzniuk, I. Kazymyra","doi":"10.1109/DFTVS.2001.966791","DOIUrl":null,"url":null,"abstract":"The development of special software tool named FIESTA (Faults Identification and Estimation of Test Ability) for the defect/fault analysis in the complex gates from industrial cell library is considered. This software tool is destined for the test developers and IC designers and is aimed at: a) probabilistic-based analysis of CMOS physical defects in VLSI circuits: b) facilitation of the work on development of hierarchical probabilistic automatic generation of test patterns; c) improvement of the layout in order to decrease the influence of spot defects on IC manufacturability. We consider the principle concepts of the FIESTA development. They are based on the developed approaches to 1) the identification and estimation of the probability of actual faulty functions resulting from shorts and opens caused by spot defects in the conductive layers of IC layout, and to 2) the evaluation of the effectiveness/usefulness of the test vector components in faults detection.","PeriodicalId":187031,"journal":{"name":"Proceedings 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2001-10-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":"{\"title\":\"Development of the special software tools for the defect/fault analysis in the complex gates from standard cell library\",\"authors\":\"M. Blyzniuk, I. Kazymyra\",\"doi\":\"10.1109/DFTVS.2001.966791\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The development of special software tool named FIESTA (Faults Identification and Estimation of Test Ability) for the defect/fault analysis in the complex gates from industrial cell library is considered. This software tool is destined for the test developers and IC designers and is aimed at: a) probabilistic-based analysis of CMOS physical defects in VLSI circuits: b) facilitation of the work on development of hierarchical probabilistic automatic generation of test patterns; c) improvement of the layout in order to decrease the influence of spot defects on IC manufacturability. We consider the principle concepts of the FIESTA development. They are based on the developed approaches to 1) the identification and estimation of the probability of actual faulty functions resulting from shorts and opens caused by spot defects in the conductive layers of IC layout, and to 2) the evaluation of the effectiveness/usefulness of the test vector components in faults detection.\",\"PeriodicalId\":187031,\"journal\":{\"name\":\"Proceedings 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2001-10-24\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"6\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/DFTVS.2001.966791\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DFTVS.2001.966791","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6
摘要
针对工业单元库中复杂栅极的缺陷/故障分析,考虑开发专用软件FIESTA (fault Identification and Estimation of Test Ability)。该软件工具面向测试开发人员和集成电路设计人员,旨在:a)基于概率的VLSI电路中CMOS物理缺陷分析;b)促进分层概率自动生成测试模式的开发工作;c)改进布局,以减少斑点缺陷对集成电路可制造性的影响。我们考虑FIESTA开发的主要概念。它们基于以下开发的方法:1)识别和估计由IC布局的导电层中的斑点缺陷引起的短路和打开导致的实际故障功能的概率,以及2)评估测试矢量组件在故障检测中的有效性/有用性。
Development of the special software tools for the defect/fault analysis in the complex gates from standard cell library
The development of special software tool named FIESTA (Faults Identification and Estimation of Test Ability) for the defect/fault analysis in the complex gates from industrial cell library is considered. This software tool is destined for the test developers and IC designers and is aimed at: a) probabilistic-based analysis of CMOS physical defects in VLSI circuits: b) facilitation of the work on development of hierarchical probabilistic automatic generation of test patterns; c) improvement of the layout in order to decrease the influence of spot defects on IC manufacturability. We consider the principle concepts of the FIESTA development. They are based on the developed approaches to 1) the identification and estimation of the probability of actual faulty functions resulting from shorts and opens caused by spot defects in the conductive layers of IC layout, and to 2) the evaluation of the effectiveness/usefulness of the test vector components in faults detection.