结构化ASIC教程:器件和设计流程的基本信息(工业教程)

C. Hecker, D. Amos
{"title":"结构化ASIC教程:器件和设计流程的基本信息(工业教程)","authors":"C. Hecker, D. Amos","doi":"10.1109/DATE.2004.1268813","DOIUrl":null,"url":null,"abstract":"ISSP (Instant Solution Silicon Platform), the leading Structured ASIC Technology, was of great interest when introduced by NEC Electronics at DATE 2003. Now this tutorial will give you all the essential information required to judge the competitive advantage that using Structured ASIC can give you in your next project. ISSP devices are mask-programmed to your specification with very low NRE costs and short lead time. The Design is implemented through the optimised and dedicated synthesis technology of Synplicity's Synplify ASIC tool. This tutorial shows how you can use either your ASIC or FPGA expertise to use ISSP without excessive tool costs or massive retraining. Despite rumours of their demise, domino circuits are still indispensable in the design of high speed CMOS chips because they offer a 1.5-2x performance advantage over static logic. This tutorial briefly reviews basic dominio design issues, then compares and contrasts a wide variety of high-performance domino and nonmonotonic dynamic sequencing techniques. It then details the domino methodology used on the Itanium 2 microprocessors and explores pitfalls discovered during silicon debug. This tutorial is intended for circuit, logic, CAD, and test engineers interested in high-performance domino design.","PeriodicalId":335658,"journal":{"name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","volume":"20 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-03-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Stuctured ASIC tutorial: essential information on devices and design flow (industrial tutorial)\",\"authors\":\"C. Hecker, D. Amos\",\"doi\":\"10.1109/DATE.2004.1268813\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"ISSP (Instant Solution Silicon Platform), the leading Structured ASIC Technology, was of great interest when introduced by NEC Electronics at DATE 2003. Now this tutorial will give you all the essential information required to judge the competitive advantage that using Structured ASIC can give you in your next project. ISSP devices are mask-programmed to your specification with very low NRE costs and short lead time. The Design is implemented through the optimised and dedicated synthesis technology of Synplicity's Synplify ASIC tool. This tutorial shows how you can use either your ASIC or FPGA expertise to use ISSP without excessive tool costs or massive retraining. Despite rumours of their demise, domino circuits are still indispensable in the design of high speed CMOS chips because they offer a 1.5-2x performance advantage over static logic. This tutorial briefly reviews basic dominio design issues, then compares and contrasts a wide variety of high-performance domino and nonmonotonic dynamic sequencing techniques. It then details the domino methodology used on the Itanium 2 microprocessors and explores pitfalls discovered during silicon debug. This tutorial is intended for circuit, logic, CAD, and test engineers interested in high-performance domino design.\",\"PeriodicalId\":335658,\"journal\":{\"name\":\"Proceedings Design, Automation and Test in Europe Conference and Exhibition\",\"volume\":\"20 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2004-03-08\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings Design, Automation and Test in Europe Conference and Exhibition\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/DATE.2004.1268813\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DATE.2004.1268813","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

ISSP(即时解决方案硅平台)是领先的结构化ASIC技术,当NEC电子在2003年DATE上介绍时引起了极大的兴趣。现在,本教程将为您提供所有必要的信息,以判断使用结构化ASIC可以在您的下一个项目中给您带来的竞争优势。ISSP设备按您的规格进行掩码编程,具有非常低的NRE成本和较短的交货时间。该设计是通过Synplicity的Synplify ASIC工具的优化和专用合成技术实现的。本教程展示了如何使用您的ASIC或FPGA专业知识来使用ISSP,而无需过多的工具成本或大规模的再培训。尽管有传言说多米诺电路已经消亡,但在高速CMOS芯片的设计中,多米诺电路仍然是不可或缺的,因为它们比静态逻辑提供1.5-2倍的性能优势。本教程简要回顾了基本的domino设计问题,然后比较和对比了各种高性能domino和非单调动态排序技术。然后详细介绍了在Itanium 2微处理器上使用的domino方法,并探讨了在硅调试过程中发现的缺陷。本教程适用于对高性能domino设计感兴趣的电路、逻辑、CAD和测试工程师。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Stuctured ASIC tutorial: essential information on devices and design flow (industrial tutorial)
ISSP (Instant Solution Silicon Platform), the leading Structured ASIC Technology, was of great interest when introduced by NEC Electronics at DATE 2003. Now this tutorial will give you all the essential information required to judge the competitive advantage that using Structured ASIC can give you in your next project. ISSP devices are mask-programmed to your specification with very low NRE costs and short lead time. The Design is implemented through the optimised and dedicated synthesis technology of Synplicity's Synplify ASIC tool. This tutorial shows how you can use either your ASIC or FPGA expertise to use ISSP without excessive tool costs or massive retraining. Despite rumours of their demise, domino circuits are still indispensable in the design of high speed CMOS chips because they offer a 1.5-2x performance advantage over static logic. This tutorial briefly reviews basic dominio design issues, then compares and contrasts a wide variety of high-performance domino and nonmonotonic dynamic sequencing techniques. It then details the domino methodology used on the Itanium 2 microprocessors and explores pitfalls discovered during silicon debug. This tutorial is intended for circuit, logic, CAD, and test engineers interested in high-performance domino design.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
RTL power optimisation: concepts, tools and design experiences [Tutorial] Reliable design: a system perspective [Tutorial] Evaluation of a refinement-driven systemC/spl trade/-based design flow The coming of age of reconfigurable computing-potentials and challenges of a new technology [Tutorial] Breaking the synchronous barrier for systems-on-chip communication and synchronisation [Tutorial]
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1