基于65纳米CMOS工艺的60ghz Wilkinson功率分压器的紧凑设计

Hongyu Bao, S. Lam
{"title":"基于65纳米CMOS工艺的60ghz Wilkinson功率分压器的紧凑设计","authors":"Hongyu Bao, S. Lam","doi":"10.1109/ICEIC57457.2023.10049935","DOIUrl":null,"url":null,"abstract":"This paper reports miniature designs of 60-GHz Wilkinson power dividers based on a multi-metallization transmission line structure for monolithic microwave integrated circuits (MMICs). In a 65-nm 2P8M CMOS process, a straight elongated design occupies an area of 56 × 610 μm2, giving an insertion loss lower than 0.89 dB, a return loss better than 30 dB and an isolation higher than 45 dB at 60 GHz. The meandered design further reduces the chip area to 68 × 310 μm2 (≈ 0.021 mm2) and it also provides a low power loss and a high isolation in a frequency range over 20 GHz. The compact designs are extendable to other deep sub-micron CMOS processes for development of MMICs.","PeriodicalId":373752,"journal":{"name":"2023 International Conference on Electronics, Information, and Communication (ICEIC)","volume":"26 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2023-02-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Compact Design of 60-GHz Wilkinson Power Dividers in a 65-nm CMOS Process for Monolithic Microwave Integrated Circuits\",\"authors\":\"Hongyu Bao, S. Lam\",\"doi\":\"10.1109/ICEIC57457.2023.10049935\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper reports miniature designs of 60-GHz Wilkinson power dividers based on a multi-metallization transmission line structure for monolithic microwave integrated circuits (MMICs). In a 65-nm 2P8M CMOS process, a straight elongated design occupies an area of 56 × 610 μm2, giving an insertion loss lower than 0.89 dB, a return loss better than 30 dB and an isolation higher than 45 dB at 60 GHz. The meandered design further reduces the chip area to 68 × 310 μm2 (≈ 0.021 mm2) and it also provides a low power loss and a high isolation in a frequency range over 20 GHz. The compact designs are extendable to other deep sub-micron CMOS processes for development of MMICs.\",\"PeriodicalId\":373752,\"journal\":{\"name\":\"2023 International Conference on Electronics, Information, and Communication (ICEIC)\",\"volume\":\"26 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2023-02-05\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2023 International Conference on Electronics, Information, and Communication (ICEIC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICEIC57457.2023.10049935\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2023 International Conference on Electronics, Information, and Communication (ICEIC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICEIC57457.2023.10049935","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

本文报道了基于多金属化传输线结构的60 ghz威尔金森功率分配器的微型化设计。在65 nm的2P8M CMOS工艺中,采用56 × 610 μm2的直长形设计,在60 GHz时的插入损耗低于0.89 dB,回波损耗优于30 dB,隔离度高于45 dB。弯曲设计进一步将芯片面积减小到68 × 310 μm2(≈0.021 mm2),并且在超过20 GHz的频率范围内提供低功耗和高隔离性。紧凑的设计可扩展到其他深亚微米CMOS工艺,以开发mmic。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Compact Design of 60-GHz Wilkinson Power Dividers in a 65-nm CMOS Process for Monolithic Microwave Integrated Circuits
This paper reports miniature designs of 60-GHz Wilkinson power dividers based on a multi-metallization transmission line structure for monolithic microwave integrated circuits (MMICs). In a 65-nm 2P8M CMOS process, a straight elongated design occupies an area of 56 × 610 μm2, giving an insertion loss lower than 0.89 dB, a return loss better than 30 dB and an isolation higher than 45 dB at 60 GHz. The meandered design further reduces the chip area to 68 × 310 μm2 (≈ 0.021 mm2) and it also provides a low power loss and a high isolation in a frequency range over 20 GHz. The compact designs are extendable to other deep sub-micron CMOS processes for development of MMICs.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
DWT+DWT: Deep Learning Domain Generalization Techniques Using Discrete Wavelet Transform with Deep Whitening Transform Fast Virtual Keyboard Typing Using Vowel Hand Gesture Recognition A Study on Edge Computing-Based Microservices Architecture Supporting IoT Device Management and Artificial Intelligence Inference Efficient Pavement Crack Detection in Drone Images using Deep Neural Networks High Performance 3.3KV 4H-SiC MOSFET with a Floating Island and Hetero Junction Diode
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1