良好定位verilog -相变存储器的紧凑模型

2018 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD) Pub Date : 2018-09-01 DOI:10.1109/SISPAD.2018.8551667

Shruti R. Kulkarni, Deepak Kadetotad, Jae-sun Seo, B. Rajendran

{"title":"良好定位verilog -相变存储器的紧凑模型","authors":"Shruti R. Kulkarni, Deepak Kadetotad, Jae-sun Seo, B. Rajendran","doi":"10.1109/SISPAD.2018.8551667","DOIUrl":null,"url":null,"abstract":"In this work, we demonstrate a well-posed compact model for phase change memory (PCM) devices based on Ge2 Sb2 Te5, (GST) chalcogenide. This model supports all modes of simulation including transient, DC, and AC. The model is developed in Verilog-A and simulated using HSPICE. It is computationally simple and successfully captures the key high level behaviors of memory switching, including the resistance dependence on programming voltages, currents and pulse time-scales.","PeriodicalId":170070,"journal":{"name":"2018 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)","volume":"72 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Well-Posed Verilog-A Compact Model for Phase Change Memory\",\"authors\":\"Shruti R. Kulkarni, Deepak Kadetotad, Jae-sun Seo, B. Rajendran\",\"doi\":\"10.1109/SISPAD.2018.8551667\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this work, we demonstrate a well-posed compact model for phase change memory (PCM) devices based on Ge2 Sb2 Te5, (GST) chalcogenide. This model supports all modes of simulation including transient, DC, and AC. The model is developed in Verilog-A and simulated using HSPICE. It is computationally simple and successfully captures the key high level behaviors of memory switching, including the resistance dependence on programming voltages, currents and pulse time-scales.\",\"PeriodicalId\":170070,\"journal\":{\"name\":\"2018 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)\",\"volume\":\"72 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-09-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SISPAD.2018.8551667\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SISPAD.2018.8551667","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 2

摘要

在这项工作中，我们展示了一个基于Ge2 Sb2 Te5， (GST)硫属化物的相变存储器(PCM)器件的完备紧凑模型。该模型支持所有模式的仿真，包括瞬态、直流和交流。该模型是在Verilog-A中开发的，并使用HSPICE进行仿真。它计算简单，并成功捕获了存储开关的关键高级行为，包括对编程电压，电流和脉冲时间尺度的电阻依赖。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

Well-Posed Verilog-A Compact Model for Phase Change Memory

In this work, we demonstrate a well-posed compact model for phase change memory (PCM) devices based on Ge2 Sb2 Te5, (GST) chalcogenide. This model supports all modes of simulation including transient, DC, and AC. The model is developed in Verilog-A and simulated using HSPICE. It is computationally simple and successfully captures the key high level behaviors of memory switching, including the resistance dependence on programming voltages, currents and pulse time-scales.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2018 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)

自引率

0.00%

发文量