使用便携式测试和激励标准的嵌入式系统早期探索方法

Frederik Kautz, Holger Blume, C. Sauer
{"title":"使用便携式测试和激励标准的嵌入式系统早期探索方法","authors":"Frederik Kautz, Holger Blume, C. Sauer","doi":"10.1109/SBCCI55532.2022.9893231","DOIUrl":null,"url":null,"abstract":"The complexity of modern embedded systems, especially in the areas of health, Internet of Things (IoT), or Cyber Physical Systems is continuously increasing. Due to simultaneously decreasing time to market, methods and techniques for a disciplined early Design Space Exploration (DSE) become mandatory. Recently, the Portable Test and Stimulus Standard (PSS) was introduced as a more abstract level to describe test intend, helping with software driven verification of complex systems. Our work aims at its use early in the design cycle, which still suffers from non-optimal representation of applications namely regarding expressiveness, early availability, reuse and path to implementation. Following an analysis of recent work, we propose an early DSE methodology based on PSS following the Y-chart to tackle before mentioned aspects. From a UML like description of a high-end hearing aid algorithm, we show the first needed steps to create valid application-to-architecture mappings, which can be used for further trade-off analysis and reused within and between common development cycles.","PeriodicalId":231587,"journal":{"name":"2022 35th SBC/SBMicro/IEEE/ACM Symposium on Integrated Circuits and Systems Design (SBCCI)","volume":"10 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-08-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Methodology for an Early Exploration of Embedded Systems using Portable Test and Stimulus Standard\",\"authors\":\"Frederik Kautz, Holger Blume, C. Sauer\",\"doi\":\"10.1109/SBCCI55532.2022.9893231\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The complexity of modern embedded systems, especially in the areas of health, Internet of Things (IoT), or Cyber Physical Systems is continuously increasing. Due to simultaneously decreasing time to market, methods and techniques for a disciplined early Design Space Exploration (DSE) become mandatory. Recently, the Portable Test and Stimulus Standard (PSS) was introduced as a more abstract level to describe test intend, helping with software driven verification of complex systems. Our work aims at its use early in the design cycle, which still suffers from non-optimal representation of applications namely regarding expressiveness, early availability, reuse and path to implementation. Following an analysis of recent work, we propose an early DSE methodology based on PSS following the Y-chart to tackle before mentioned aspects. From a UML like description of a high-end hearing aid algorithm, we show the first needed steps to create valid application-to-architecture mappings, which can be used for further trade-off analysis and reused within and between common development cycles.\",\"PeriodicalId\":231587,\"journal\":{\"name\":\"2022 35th SBC/SBMicro/IEEE/ACM Symposium on Integrated Circuits and Systems Design (SBCCI)\",\"volume\":\"10 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-08-22\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2022 35th SBC/SBMicro/IEEE/ACM Symposium on Integrated Circuits and Systems Design (SBCCI)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SBCCI55532.2022.9893231\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 35th SBC/SBMicro/IEEE/ACM Symposium on Integrated Circuits and Systems Design (SBCCI)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SBCCI55532.2022.9893231","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

现代嵌入式系统的复杂性,特别是在健康、物联网(IoT)或网络物理系统领域不断增加。由于同时缩短了上市时间,有纪律的早期设计空间探索(DSE)的方法和技术变得必不可少。最近,便携式测试和刺激标准(PSS)作为一个更抽象的层次来描述测试意图,有助于软件驱动复杂系统的验证。我们的工作目标是在设计周期的早期使用它,这仍然受到应用程序的非最佳表示的影响,即在表达性、早期可用性、重用和实现路径方面。在分析了最近的工作之后,我们提出了一种基于y图的PSS的早期DSE方法,以解决前面提到的问题。从高端助听器算法的类似UML的描述中,我们展示了创建有效的应用程序到体系结构映射所需的第一个步骤,这些映射可用于进一步的权衡分析,并可在公共开发周期内和之间重用。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Methodology for an Early Exploration of Embedded Systems using Portable Test and Stimulus Standard
The complexity of modern embedded systems, especially in the areas of health, Internet of Things (IoT), or Cyber Physical Systems is continuously increasing. Due to simultaneously decreasing time to market, methods and techniques for a disciplined early Design Space Exploration (DSE) become mandatory. Recently, the Portable Test and Stimulus Standard (PSS) was introduced as a more abstract level to describe test intend, helping with software driven verification of complex systems. Our work aims at its use early in the design cycle, which still suffers from non-optimal representation of applications namely regarding expressiveness, early availability, reuse and path to implementation. Following an analysis of recent work, we propose an early DSE methodology based on PSS following the Y-chart to tackle before mentioned aspects. From a UML like description of a high-end hearing aid algorithm, we show the first needed steps to create valid application-to-architecture mappings, which can be used for further trade-off analysis and reused within and between common development cycles.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Transistor Reordering for Electrical Improvement in CMOS Complex Gates CSIP: A Compact Scrypt IP design with single PBKDF2 core for Blockchain mining A High-level Model to Leverage NoC-based Many-core Research Time Assisted SAR ADC with Bit-guess and Digital Error Correction A Time-Efficient Defect Simulation Framework for Analog and Mixed Signal (AMS) Circuits
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1