第一款基于英特尔低成本IA原子的片上系统,用于上网本/上网本

S. Sutanthavibul, Suresh Kumar Perabala
{"title":"第一款基于英特尔低成本IA原子的片上系统,用于上网本/上网本","authors":"S. Sutanthavibul, Suresh Kumar Perabala","doi":"10.1109/ASQED.2009.5206293","DOIUrl":null,"url":null,"abstract":"The paper describes a design IP-reuse methodology used in a new Intel Low Cost IA (LCIA) System-on-Chip (SoC) design, call Pineview (PNV). The PNV SoC is used in the next generation Intel Nettop/Netbook platform. The SoC chip integrates several Intel internal Intellectual Property (IP) blocks on the same die: mainly two Atom CPU cores, a Graphic engine, a memory controller, and IO interfaces. The IP-reuse methodology provides high design efficiency and productivity. It also allows flexibility and customization for lower power consumption and a floorplan optimization needed for the Nettop/Netbook market segment. The paper also provides an overview of the PNV based Nettop/Netbook platform architecture. It also explains IP-reuse methodology and full chip integration which is performed by a design team in Intel Penang Design Center.","PeriodicalId":437303,"journal":{"name":"2009 1st Asia Symposium on Quality Electronic Design","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2009-07-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"First Intel Low-Cost IA Atom-based System-On-Chip for Nettop/Netbook\",\"authors\":\"S. Sutanthavibul, Suresh Kumar Perabala\",\"doi\":\"10.1109/ASQED.2009.5206293\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The paper describes a design IP-reuse methodology used in a new Intel Low Cost IA (LCIA) System-on-Chip (SoC) design, call Pineview (PNV). The PNV SoC is used in the next generation Intel Nettop/Netbook platform. The SoC chip integrates several Intel internal Intellectual Property (IP) blocks on the same die: mainly two Atom CPU cores, a Graphic engine, a memory controller, and IO interfaces. The IP-reuse methodology provides high design efficiency and productivity. It also allows flexibility and customization for lower power consumption and a floorplan optimization needed for the Nettop/Netbook market segment. The paper also provides an overview of the PNV based Nettop/Netbook platform architecture. It also explains IP-reuse methodology and full chip integration which is performed by a design team in Intel Penang Design Center.\",\"PeriodicalId\":437303,\"journal\":{\"name\":\"2009 1st Asia Symposium on Quality Electronic Design\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2009-07-15\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2009 1st Asia Symposium on Quality Electronic Design\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ASQED.2009.5206293\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2009 1st Asia Symposium on Quality Electronic Design","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASQED.2009.5206293","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

摘要

本文介绍了一种用于英特尔低成本集成电路(LCIA)芯片系统(SoC)设计的设计ip重用方法,称为Pineview (PNV)。PNV SoC用于下一代Intel Nettop/Netbook平台。SoC芯片在同一个芯片上集成了多个英特尔内部知识产权(IP)模块:主要是两个Atom CPU内核、一个图形引擎、一个内存控制器和IO接口。ip重用方法提供了很高的设计效率和生产力。它还允许灵活性和定制,以降低功耗,并为上网本/上网本细分市场提供所需的布局优化。本文还概述了基于PNV的Nettop/Netbook平台体系结构。它还解释了ip重用方法和全芯片集成,这是由英特尔槟城设计中心的一个设计团队执行的。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
First Intel Low-Cost IA Atom-based System-On-Chip for Nettop/Netbook
The paper describes a design IP-reuse methodology used in a new Intel Low Cost IA (LCIA) System-on-Chip (SoC) design, call Pineview (PNV). The PNV SoC is used in the next generation Intel Nettop/Netbook platform. The SoC chip integrates several Intel internal Intellectual Property (IP) blocks on the same die: mainly two Atom CPU cores, a Graphic engine, a memory controller, and IO interfaces. The IP-reuse methodology provides high design efficiency and productivity. It also allows flexibility and customization for lower power consumption and a floorplan optimization needed for the Nettop/Netbook market segment. The paper also provides an overview of the PNV based Nettop/Netbook platform architecture. It also explains IP-reuse methodology and full chip integration which is performed by a design team in Intel Penang Design Center.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Next generation I/O power delivery design through SIPD co-analysis & comprehensive platform validation Effect of local random variation on gate-level delay and leakage statistical analysis Mutual exploration of FinFET technology and circuit design options for implementing compact brute-force latches Automatic error recovery in targetless logic emulation An automated approach for the diagnosis of multiple faults in FPGA interconnects
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1