面向后“摩尔时代”的半导体器件和计算机架构的和谐创新

Y. Hayashi
{"title":"面向后“摩尔时代”的半导体器件和计算机架构的和谐创新","authors":"Y. Hayashi","doi":"10.23919/SNW.2017.8242327","DOIUrl":null,"url":null,"abstract":"Simple 2D scaling of semiconductor devices by “Moore's law” will not work well soon to improve the performances and power efficiencies due to tight physical directional limits. System integrations, however, might continue to advance further by 3D structural evolutions either in monolithic on-chip integrations or heterogeneous off-chip stacks. Accelerated implementations of new architectures and new functional materials would be key factors, especially to execute machine learnings more efficiently for ΑΙ-based smart applications. Just now, we have established SDRJ (The System Device Roadmap Committee of Japan, https://www.sdrj.jp/) in JSAP collaborated with IEEE IRDS (International Roadmap for Devices and Systems, http://irds.ieee.org/) to discuss the roadmaps internationally toward the year of 2030.","PeriodicalId":424135,"journal":{"name":"2017 Silicon Nanoelectronics Workshop (SNW)","volume":"36 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Harmonie innovatios in semiconductor devices and computer architectures toward post “Moore-era”\",\"authors\":\"Y. Hayashi\",\"doi\":\"10.23919/SNW.2017.8242327\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Simple 2D scaling of semiconductor devices by “Moore's law” will not work well soon to improve the performances and power efficiencies due to tight physical directional limits. System integrations, however, might continue to advance further by 3D structural evolutions either in monolithic on-chip integrations or heterogeneous off-chip stacks. Accelerated implementations of new architectures and new functional materials would be key factors, especially to execute machine learnings more efficiently for ΑΙ-based smart applications. Just now, we have established SDRJ (The System Device Roadmap Committee of Japan, https://www.sdrj.jp/) in JSAP collaborated with IEEE IRDS (International Roadmap for Devices and Systems, http://irds.ieee.org/) to discuss the roadmaps internationally toward the year of 2030.\",\"PeriodicalId\":424135,\"journal\":{\"name\":\"2017 Silicon Nanoelectronics Workshop (SNW)\",\"volume\":\"36 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2017-06-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2017 Silicon Nanoelectronics Workshop (SNW)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.23919/SNW.2017.8242327\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 Silicon Nanoelectronics Workshop (SNW)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.23919/SNW.2017.8242327","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

由于严格的物理方向限制,根据“摩尔定律”对半导体器件进行简单的二维缩放将无法很好地提高性能和功率效率。然而,系统集成可能会继续通过单片片上集成或异质片外堆栈的3D结构演变而进一步发展。新架构和新功能材料的加速实现将是关键因素,特别是对于ΑΙ-based智能应用程序更有效地执行机器学习。刚刚,我们在JSAP中成立了SDRJ(日本系统设备路线图委员会,https://www.sdrj.jp/),并与IEEE IRDS(设备和系统国际路线图,http://irds.ieee.org/)合作,讨论了面向2030年的国际路线图。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Harmonie innovatios in semiconductor devices and computer architectures toward post “Moore-era”
Simple 2D scaling of semiconductor devices by “Moore's law” will not work well soon to improve the performances and power efficiencies due to tight physical directional limits. System integrations, however, might continue to advance further by 3D structural evolutions either in monolithic on-chip integrations or heterogeneous off-chip stacks. Accelerated implementations of new architectures and new functional materials would be key factors, especially to execute machine learnings more efficiently for ΑΙ-based smart applications. Just now, we have established SDRJ (The System Device Roadmap Committee of Japan, https://www.sdrj.jp/) in JSAP collaborated with IEEE IRDS (International Roadmap for Devices and Systems, http://irds.ieee.org/) to discuss the roadmaps internationally toward the year of 2030.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Revisiting room-temperature 1.54 μιη photoluminescence of ErOx centers in silicon at extremely low concentration Undoped SiGe FETs with metal-insulator-semiconductor contacts Improved electrical characteristics and reliability of multi-stacking PNPN junctionless transistors using channel depletion effect Program/erase speed and data retention trade-off in negative capacitance versatile memory Investigations on dynamic characteristics of ferroelectric Hf02 based on multi-domain interaction model
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1