基于晶体振荡器波形实现86-fs抖动的22nm FD-SOI CMOS数时转换器

Xi Chen, T. Siriburanon, Zhongzheng Wang, Jianglin Du, Yizhe Hu, A. Zhu, R. Staszewski
{"title":"基于晶体振荡器波形实现86-fs抖动的22nm FD-SOI CMOS数时转换器","authors":"Xi Chen, T. Siriburanon, Zhongzheng Wang, Jianglin Du, Yizhe Hu, A. Zhu, R. Staszewski","doi":"10.1109/RFIC54546.2022.9863080","DOIUrl":null,"url":null,"abstract":"In this paper, we propose a digital-to-time conversion (DTC) technique operating entirely in the sinusiodal waveform voltage domain of a crystal oscillator (XO) before the signal's final slicing into the time-domain of the programmably delayed clock, with a deterministic predistortion to further improve the linearity. Precise timing delay is obtained by simply adjusting the dc offset of the sine signal. The technique merges the functionality of DTC with XO generation, thus drastically reducing the power consumption, while offering wide range with fine resolution, low noise and high linearity. Fabricated in 22-nm FD-SOI CMOS, the prototype of XO+DTC consumes only 0.52 mW while achieving a 546 ps range with fine resolution of 266 fs. The rms jitter is only 86.6 fs at a frequency of 100 MHz.","PeriodicalId":415294,"journal":{"name":"2022 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)","volume":"12 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-06-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A Digital-to-Time Converter Based on Crystal Oscillator Waveform Achieving 86-fs Jitter in 22-nm FD-SOI CMOS\",\"authors\":\"Xi Chen, T. Siriburanon, Zhongzheng Wang, Jianglin Du, Yizhe Hu, A. Zhu, R. Staszewski\",\"doi\":\"10.1109/RFIC54546.2022.9863080\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, we propose a digital-to-time conversion (DTC) technique operating entirely in the sinusiodal waveform voltage domain of a crystal oscillator (XO) before the signal's final slicing into the time-domain of the programmably delayed clock, with a deterministic predistortion to further improve the linearity. Precise timing delay is obtained by simply adjusting the dc offset of the sine signal. The technique merges the functionality of DTC with XO generation, thus drastically reducing the power consumption, while offering wide range with fine resolution, low noise and high linearity. Fabricated in 22-nm FD-SOI CMOS, the prototype of XO+DTC consumes only 0.52 mW while achieving a 546 ps range with fine resolution of 266 fs. The rms jitter is only 86.6 fs at a frequency of 100 MHz.\",\"PeriodicalId\":415294,\"journal\":{\"name\":\"2022 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)\",\"volume\":\"12 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-06-19\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2022 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/RFIC54546.2022.9863080\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RFIC54546.2022.9863080","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

在本文中,我们提出了一种数字-时间转换(DTC)技术,在信号最终进入可编程延迟时钟的时域之前,完全在晶体振荡器(XO)的正弦波形电压域中工作,并具有确定性预失真以进一步提高线性度。通过简单地调整正弦信号的直流偏置,可以获得精确的时序延迟。该技术将DTC的功能与XO生成相结合,从而大大降低了功耗,同时提供宽范围、高分辨率、低噪声和高线性度。XO+DTC的原型采用22nm FD-SOI CMOS制造,功耗仅为0.52 mW,可实现546 ps的范围和266 fs的精细分辨率。在100mhz频率下,rms抖动仅为86.6 fs。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A Digital-to-Time Converter Based on Crystal Oscillator Waveform Achieving 86-fs Jitter in 22-nm FD-SOI CMOS
In this paper, we propose a digital-to-time conversion (DTC) technique operating entirely in the sinusiodal waveform voltage domain of a crystal oscillator (XO) before the signal's final slicing into the time-domain of the programmably delayed clock, with a deterministic predistortion to further improve the linearity. Precise timing delay is obtained by simply adjusting the dc offset of the sine signal. The technique merges the functionality of DTC with XO generation, thus drastically reducing the power consumption, while offering wide range with fine resolution, low noise and high linearity. Fabricated in 22-nm FD-SOI CMOS, the prototype of XO+DTC consumes only 0.52 mW while achieving a 546 ps range with fine resolution of 266 fs. The rms jitter is only 86.6 fs at a frequency of 100 MHz.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A Compact Single Transformer Footprint Hybrid Current-Voltage Digital Doherty Power Amplifier A 4.2-9.2GHz Cryogenic Transformer Feedback Low Noise Amplifier with 4.5K Noise Temperature and Noise-Power Matching in 22nm CMOS FDSOI A 17 Gb/s 10.7 pJ/b 4FSK Transceiver System for Point to Point Communication in 65 nm CMOS A 60GHz Phased Array Transceiver Chipset in 45nm RF SOI Featuring Channel Aggregation Using HRM-Based Frequency Interleaving A 320μW Receiver with -58dB SIR Leveraging a Time-Varying N-Path Filter
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1