{"title":"一种用于RFID中线性降压调节器的微功率4.8 ppm/°C CMOS电压参考电路","authors":"S. Chouhan, K. Halonen","doi":"10.1109/ICECS.2013.6815557","DOIUrl":null,"url":null,"abstract":"Low Drop Out (LDO) Regulator is used to maintain steady voltage in power generation blocks. Voltage reference is the most important component in LDO design. The output voltage of LDO is a multiple of the reference voltage. Band gap voltage reference circuits (BVRC) are utilized in LDO for this purpose. The output voltage of a bandgap reference circuit is based on the bandgap voltage of the semiconductor: a well-defined, temperature independent physical value. Diodes and Bipolar Junction Transistors (BJTs) are used for implementing BVRC. In sub-micron CMOS digital processes, lack of lateral pnps can be seen as a disadvantage. In this work, we are proposing a completely MOS based voltage reference scheme. The proposed voltage reference has been implemented using standard 0.18 μm CMOS technology. It generates a constant reference voltage of 594.72mV. The operating supply voltage for the proposed circuit ranges from 1.25V to 2V. The layout area is 0.0055 mm2, with maximum power dissipation of 2.5 μW, simulated at 2V supply voltage. The operating temperature ranges from -10 °C to 110 °C with a temperature coefficient of 4.8 ppm/°C. The simulated line sensitivity is 0.2mV/V, with the supply voltage variation from 1.25V to 2V and the PSRR at 100Hz is -67dB.","PeriodicalId":117453,"journal":{"name":"2013 IEEE 20th International Conference on Electronics, Circuits, and Systems (ICECS)","volume":"32 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2013-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"A micro-power 4.8 ppm/°C CMOS voltage reference circuit for linear drop out regulator used in RFID\",\"authors\":\"S. Chouhan, K. Halonen\",\"doi\":\"10.1109/ICECS.2013.6815557\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Low Drop Out (LDO) Regulator is used to maintain steady voltage in power generation blocks. Voltage reference is the most important component in LDO design. The output voltage of LDO is a multiple of the reference voltage. Band gap voltage reference circuits (BVRC) are utilized in LDO for this purpose. The output voltage of a bandgap reference circuit is based on the bandgap voltage of the semiconductor: a well-defined, temperature independent physical value. Diodes and Bipolar Junction Transistors (BJTs) are used for implementing BVRC. In sub-micron CMOS digital processes, lack of lateral pnps can be seen as a disadvantage. In this work, we are proposing a completely MOS based voltage reference scheme. The proposed voltage reference has been implemented using standard 0.18 μm CMOS technology. It generates a constant reference voltage of 594.72mV. The operating supply voltage for the proposed circuit ranges from 1.25V to 2V. The layout area is 0.0055 mm2, with maximum power dissipation of 2.5 μW, simulated at 2V supply voltage. The operating temperature ranges from -10 °C to 110 °C with a temperature coefficient of 4.8 ppm/°C. The simulated line sensitivity is 0.2mV/V, with the supply voltage variation from 1.25V to 2V and the PSRR at 100Hz is -67dB.\",\"PeriodicalId\":117453,\"journal\":{\"name\":\"2013 IEEE 20th International Conference on Electronics, Circuits, and Systems (ICECS)\",\"volume\":\"32 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2013-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2013 IEEE 20th International Conference on Electronics, Circuits, and Systems (ICECS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICECS.2013.6815557\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 IEEE 20th International Conference on Electronics, Circuits, and Systems (ICECS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICECS.2013.6815557","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A micro-power 4.8 ppm/°C CMOS voltage reference circuit for linear drop out regulator used in RFID
Low Drop Out (LDO) Regulator is used to maintain steady voltage in power generation blocks. Voltage reference is the most important component in LDO design. The output voltage of LDO is a multiple of the reference voltage. Band gap voltage reference circuits (BVRC) are utilized in LDO for this purpose. The output voltage of a bandgap reference circuit is based on the bandgap voltage of the semiconductor: a well-defined, temperature independent physical value. Diodes and Bipolar Junction Transistors (BJTs) are used for implementing BVRC. In sub-micron CMOS digital processes, lack of lateral pnps can be seen as a disadvantage. In this work, we are proposing a completely MOS based voltage reference scheme. The proposed voltage reference has been implemented using standard 0.18 μm CMOS technology. It generates a constant reference voltage of 594.72mV. The operating supply voltage for the proposed circuit ranges from 1.25V to 2V. The layout area is 0.0055 mm2, with maximum power dissipation of 2.5 μW, simulated at 2V supply voltage. The operating temperature ranges from -10 °C to 110 °C with a temperature coefficient of 4.8 ppm/°C. The simulated line sensitivity is 0.2mV/V, with the supply voltage variation from 1.25V to 2V and the PSRR at 100Hz is -67dB.