高密度多层印刷线路板堆叠通孔分层分析

Moe Nozaki, Y. Kariya, Yoshiyuki Hiroshima, Nobuo Taketomi, K. Ohashi, Kenichi Tomioka, Shunichi Kikuchi, Jack Tan
{"title":"高密度多层印刷线路板堆叠通孔分层分析","authors":"Moe Nozaki, Y. Kariya, Yoshiyuki Hiroshima, Nobuo Taketomi, K. Ohashi, Kenichi Tomioka, Shunichi Kikuchi, Jack Tan","doi":"10.1109/LTB-3D53950.2021.9598404","DOIUrl":null,"url":null,"abstract":"The effects of structural factors on the delamination of the stacked via in high-density multilayer printed wiring boards were investigated by a statistical approach. Although reducing the height of via or the number of via stacks is effective to prevent the delamination, if these cannot be reduced, the risk of the delamination is eased by increasing the pitch of the stacked via.","PeriodicalId":198318,"journal":{"name":"2021 7th International Workshop on Low Temperature Bonding for 3D Integration (LTB-3D)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2021-10-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Delamination Analysis of Stacked Via in High-Density Multilayer Printed Wiring Boards by FEA\",\"authors\":\"Moe Nozaki, Y. Kariya, Yoshiyuki Hiroshima, Nobuo Taketomi, K. Ohashi, Kenichi Tomioka, Shunichi Kikuchi, Jack Tan\",\"doi\":\"10.1109/LTB-3D53950.2021.9598404\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The effects of structural factors on the delamination of the stacked via in high-density multilayer printed wiring boards were investigated by a statistical approach. Although reducing the height of via or the number of via stacks is effective to prevent the delamination, if these cannot be reduced, the risk of the delamination is eased by increasing the pitch of the stacked via.\",\"PeriodicalId\":198318,\"journal\":{\"name\":\"2021 7th International Workshop on Low Temperature Bonding for 3D Integration (LTB-3D)\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-10-05\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2021 7th International Workshop on Low Temperature Bonding for 3D Integration (LTB-3D)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/LTB-3D53950.2021.9598404\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 7th International Workshop on Low Temperature Bonding for 3D Integration (LTB-3D)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/LTB-3D53950.2021.9598404","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

采用统计方法研究了结构因素对高密度多层印刷线路板中堆叠通孔分层的影响。虽然降低通孔的高度或通孔堆叠的数量可以有效地防止分层,但如果不能减少这些,则可以通过增加堆叠的通孔的间距来减轻分层的风险。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Delamination Analysis of Stacked Via in High-Density Multilayer Printed Wiring Boards by FEA
The effects of structural factors on the delamination of the stacked via in high-density multilayer printed wiring boards were investigated by a statistical approach. Although reducing the height of via or the number of via stacks is effective to prevent the delamination, if these cannot be reduced, the risk of the delamination is eased by increasing the pitch of the stacked via.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Hydrophilic bonding of SiC substrate dipped in hydrofluoric acid with Ga2O3 film through atomically thin intermediate layer LTB-3D 2021 Conference Committee Coplanar waveguides fabricated by directly bonding metal foils to high-resistivity Si substrates Ultra-broadband Integrated Capacitive Silicon Interposer assembled with SnBi Eutectic Solder Structural analysis of diamond/silicon heterointerfaces fabricated by surface activated bonding at room temperature
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1