C-4/BGA与其他MLC单芯片封装方案的比较

K. Puttlitz, W. Shutler
{"title":"C-4/BGA与其他MLC单芯片封装方案的比较","authors":"K. Puttlitz, W. Shutler","doi":"10.1109/ECTC.1994.367658","DOIUrl":null,"url":null,"abstract":"Future applications will require higher I/O counts, more densification, lower cost and greater performance. This paper demonstrates why area-array based chip-to-substrate and substrate-to-card interconnections are strategic, particularly solder bump flip chips (SBFC or C-4) and solder grid arrays (SGA) respectively. That is, SBFC are capable of high pin counts coupled with high yields, performance and reliability. Moreover, recently introduced SGA interconnections, both ball and column, provide substantial benefits over standard pin grid array (PGA) packages. Also, SGA packages possess the highest density achievable at the card level when utilized in conjunction with SBFC-mounted die.<<ETX>>","PeriodicalId":344532,"journal":{"name":"1994 Proceedings. 44th Electronic Components and Technology Conference","volume":"16 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1994-05-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"9","resultStr":"{\"title\":\"C-4/BGA comparison with other MLC single chip package alternatives\",\"authors\":\"K. Puttlitz, W. Shutler\",\"doi\":\"10.1109/ECTC.1994.367658\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Future applications will require higher I/O counts, more densification, lower cost and greater performance. This paper demonstrates why area-array based chip-to-substrate and substrate-to-card interconnections are strategic, particularly solder bump flip chips (SBFC or C-4) and solder grid arrays (SGA) respectively. That is, SBFC are capable of high pin counts coupled with high yields, performance and reliability. Moreover, recently introduced SGA interconnections, both ball and column, provide substantial benefits over standard pin grid array (PGA) packages. Also, SGA packages possess the highest density achievable at the card level when utilized in conjunction with SBFC-mounted die.<<ETX>>\",\"PeriodicalId\":344532,\"journal\":{\"name\":\"1994 Proceedings. 44th Electronic Components and Technology Conference\",\"volume\":\"16 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1994-05-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"9\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"1994 Proceedings. 44th Electronic Components and Technology Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ECTC.1994.367658\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"1994 Proceedings. 44th Electronic Components and Technology Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ECTC.1994.367658","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 9

摘要

未来的应用将需要更高的I/O计数、更高的密度、更低的成本和更高的性能。本文演示了为什么基于面阵的芯片到衬底和衬底到卡的互连是战略性的,特别是分别是焊凸倒装芯片(SBFC或C-4)和焊栅阵列(SGA)。也就是说,SBFC具有高引脚数、高产量、高性能和可靠性的能力。此外,最近推出的SGA互连,包括球和柱,提供了比标准引脚网格阵列(PGA)封装更大的优势。此外,SGA封装在与装载sbfc的芯片一起使用时,在卡级具有最高的密度。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
C-4/BGA comparison with other MLC single chip package alternatives
Future applications will require higher I/O counts, more densification, lower cost and greater performance. This paper demonstrates why area-array based chip-to-substrate and substrate-to-card interconnections are strategic, particularly solder bump flip chips (SBFC or C-4) and solder grid arrays (SGA) respectively. That is, SBFC are capable of high pin counts coupled with high yields, performance and reliability. Moreover, recently introduced SGA interconnections, both ball and column, provide substantial benefits over standard pin grid array (PGA) packages. Also, SGA packages possess the highest density achievable at the card level when utilized in conjunction with SBFC-mounted die.<>
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Development of a tapeless lead-on-chip (LOC) package A photosensitive-BCB on laminate technology (MCM-LD) A PC program that generates a model of the parasitics for IC packages Compact planar optical devices (CPODs) by CVD technology Predicting solder joint shape by computer modeling
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1