基于模式划分的顺序电路分布式故障仿真

Wen Ching Wu, Chung-Len Lee, Jwu-E Chen, Won Yih Lin
{"title":"基于模式划分的顺序电路分布式故障仿真","authors":"Wen Ching Wu, Chung-Len Lee, Jwu-E Chen, Won Yih Lin","doi":"10.1109/EDTC.1994.326801","DOIUrl":null,"url":null,"abstract":"The authors target the pattern partitioning on the distributed fault simulation because the number of patterns can be reduced by a factor of n, the number of machines, and the faults detected by any machine can be dropped through the communication of the network. For a sequential circuit, there is dependence between test patterns. The state of the circuit depends on the previous patterns applied to the circuit. When the patterns are partitioned into several groups for distributed fault simulation, a sub-fault simulation process for each machine is needed to simulate the circuit into the same state of its previous machine in order to obtain the right results. Hence, in this work, each machine firstly performs the true value simulation with the patterns, which are performed the fault simulation by the previous machines. As the fault simulation is partitioned as above, the state of the good machine is the same as that of the normal fault simulation. A mathematical model is presented to predict the performance of this pattern-partitioning distributed fault simulation. The fault simulator used in is SEESIM, which is a fast sequential circuit fault simulator based on single event equivalence. The statistics of the speedup of the distributed fault simulation with 2000 random patterns and patterns generated by an ATPG, respectively, are shown. It is shown that the speedup ratio increases with the number of machines, and the speedup can exceed the number of machines for some circuits.<<ETX>>","PeriodicalId":244297,"journal":{"name":"Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC","volume":"11 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1994-02-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"Distributed fault simulation for sequential circuits by pattern partitioning\",\"authors\":\"Wen Ching Wu, Chung-Len Lee, Jwu-E Chen, Won Yih Lin\",\"doi\":\"10.1109/EDTC.1994.326801\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The authors target the pattern partitioning on the distributed fault simulation because the number of patterns can be reduced by a factor of n, the number of machines, and the faults detected by any machine can be dropped through the communication of the network. For a sequential circuit, there is dependence between test patterns. The state of the circuit depends on the previous patterns applied to the circuit. When the patterns are partitioned into several groups for distributed fault simulation, a sub-fault simulation process for each machine is needed to simulate the circuit into the same state of its previous machine in order to obtain the right results. Hence, in this work, each machine firstly performs the true value simulation with the patterns, which are performed the fault simulation by the previous machines. As the fault simulation is partitioned as above, the state of the good machine is the same as that of the normal fault simulation. A mathematical model is presented to predict the performance of this pattern-partitioning distributed fault simulation. The fault simulator used in is SEESIM, which is a fast sequential circuit fault simulator based on single event equivalence. The statistics of the speedup of the distributed fault simulation with 2000 random patterns and patterns generated by an ATPG, respectively, are shown. It is shown that the speedup ratio increases with the number of machines, and the speedup can exceed the number of machines for some circuits.<<ETX>>\",\"PeriodicalId\":244297,\"journal\":{\"name\":\"Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC\",\"volume\":\"11 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1994-02-28\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/EDTC.1994.326801\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EDTC.1994.326801","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

摘要

由于模式的数量可以减少n倍,机器的数量可以减少,并且任何机器检测到的故障都可以通过网络的通信丢弃,因此作者将模式划分作为分布式故障仿真的目标。对于顺序电路,测试模式之间存在依赖性。电路的状态取决于先前应用于电路的模式。当将模式划分为若干组进行分布式故障仿真时,为了得到正确的结果,需要对每台机器进行子故障仿真,将电路模拟到与前一台机器相同的状态。因此,在本工作中,每台机器首先使用模式进行真值模拟,这些模式由前几台机器进行故障模拟。由于故障模拟如上所述进行了分区,因此好机的状态与正常故障模拟的状态相同。提出了一种预测模式划分分布式故障仿真性能的数学模型。本文采用的故障模拟器是基于单事件等价的快速时序电路故障模拟器SEESIM。给出了2000种随机模式和由ATPG生成模式的分布式故障模拟的加速统计。结果表明,加速比随着机器数量的增加而增加,某些电路的加速比可以超过机器数量。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Distributed fault simulation for sequential circuits by pattern partitioning
The authors target the pattern partitioning on the distributed fault simulation because the number of patterns can be reduced by a factor of n, the number of machines, and the faults detected by any machine can be dropped through the communication of the network. For a sequential circuit, there is dependence between test patterns. The state of the circuit depends on the previous patterns applied to the circuit. When the patterns are partitioned into several groups for distributed fault simulation, a sub-fault simulation process for each machine is needed to simulate the circuit into the same state of its previous machine in order to obtain the right results. Hence, in this work, each machine firstly performs the true value simulation with the patterns, which are performed the fault simulation by the previous machines. As the fault simulation is partitioned as above, the state of the good machine is the same as that of the normal fault simulation. A mathematical model is presented to predict the performance of this pattern-partitioning distributed fault simulation. The fault simulator used in is SEESIM, which is a fast sequential circuit fault simulator based on single event equivalence. The statistics of the speedup of the distributed fault simulation with 2000 random patterns and patterns generated by an ATPG, respectively, are shown. It is shown that the speedup ratio increases with the number of machines, and the speedup can exceed the number of machines for some circuits.<>
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Application of simple genetic algorithms to sequential circuit test generation Efficient implementations of self-checking multiply and divide arrays A reduced-swing data transmission scheme for resistive bus lines in VLSIs Genesis: a behavioral synthesis system for hierarchical testability Nondeterministic finite-state machines and sequential don't cares
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1