步距对电迁移的影响

A. Oates
{"title":"步距对电迁移的影响","authors":"A. Oates","doi":"10.1109/RELPHY.1990.66055","DOIUrl":null,"url":null,"abstract":"Step spacing effects on electromigration in second-level runners of a two-level metal technology are investigated by stressing test structures with a wide range of spacing, of severe topography. Metal step coverage is affected by step spacing, and it is shown that regions with poor coverage (10, 20%) are particularly vulnerable to electromigration failure. When the interlevel dielectric processing is changed to improve step coverage, metal lifetimes do not increase to the extent expected. A new mode that occurs within a specific range of step spacing appears to dominate failure.<<ETX>>","PeriodicalId":409540,"journal":{"name":"28th Annual Proceedings on Reliability Physics Symposium","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1990-03-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"Step spacing effects on electromigration\",\"authors\":\"A. Oates\",\"doi\":\"10.1109/RELPHY.1990.66055\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Step spacing effects on electromigration in second-level runners of a two-level metal technology are investigated by stressing test structures with a wide range of spacing, of severe topography. Metal step coverage is affected by step spacing, and it is shown that regions with poor coverage (10, 20%) are particularly vulnerable to electromigration failure. When the interlevel dielectric processing is changed to improve step coverage, metal lifetimes do not increase to the extent expected. A new mode that occurs within a specific range of step spacing appears to dominate failure.<<ETX>>\",\"PeriodicalId\":409540,\"journal\":{\"name\":\"28th Annual Proceedings on Reliability Physics Symposium\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1990-03-27\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"28th Annual Proceedings on Reliability Physics Symposium\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/RELPHY.1990.66055\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"28th Annual Proceedings on Reliability Physics Symposium","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RELPHY.1990.66055","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

摘要

采用大间距、高地形条件下的应力试验结构,研究了台阶间距对二级流道电迁移的影响。金属台阶覆盖受到台阶间距的影响,并且表明覆盖率较低的区域(10,20%)特别容易发生电迁移失败。当改变层间介电处理以提高阶跃覆盖率时,金属寿命并没有增加到预期的程度。出现在特定步距范围内的一种新模式似乎主导了失效
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Step spacing effects on electromigration
Step spacing effects on electromigration in second-level runners of a two-level metal technology are investigated by stressing test structures with a wide range of spacing, of severe topography. Metal step coverage is affected by step spacing, and it is shown that regions with poor coverage (10, 20%) are particularly vulnerable to electromigration failure. When the interlevel dielectric processing is changed to improve step coverage, metal lifetimes do not increase to the extent expected. A new mode that occurs within a specific range of step spacing appears to dominate failure.<>
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A new technique for imaging the logic state of passivated conductors: biased resistive contrast imaging (CMOS devices) TEM analysis of failed bits and improvement of data retention properties in megabit-DRAMS Relation between thehot carrier lifetime of transistors and CMOS SRAM products A model for EPROM intrinsic charge loss through oxide-nitride-oxide (ONO) interpoly dielectric Error analysis for optimal design of accelerated tests (electromigration)
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1