基于动态可重构电压-频率岛的多核soc系统能量优化

Song Jin, Songwei Pei, Yinhe Han, Huawei Li
{"title":"基于动态可重构电压-频率岛的多核soc系统能量优化","authors":"Song Jin, Songwei Pei, Yinhe Han, Huawei Li","doi":"10.1109/VLSI-DAT.2015.7114569","DOIUrl":null,"url":null,"abstract":"Voltage-frequency island (VFI)-based design has been widely exploited for optimizing system energy of embedded multi-core chip in recent years. The existing work either constructed a single static VFI partition for all kinds of applications or required per core voltage domain configuration. However, the former solution is difficult to find a single optimal VFI partition for diverse applications while the latter one suffers from high hardware cost. In this paper, we propose an energy optimization framework based on dynamically reconfigurable VFI (D-VFI). Our framework treats a small number of cores as dynamic cores (D-cores) and configures each of them with an independent voltage domain. At runtime, the D-cores can be pieced together with neighboring static VFIs. This can dynamically construct the optimal VFI partition for different kinds of applications, achieving more aggressive energy optimization under low cost. To identify the D-cores, we propose a D-VFI aware task scheduling and VFI partitioning algorithm. Moreover, we analyze all the VFI partitions to determine the optimal voltage scaling intervals which can accommodate performance degradation resulted from voltage scaling. Experimental results demonstrates that the effectiveness of the proposed scheme.","PeriodicalId":369130,"journal":{"name":"VLSI Design, Automation and Test(VLSI-DAT)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-04-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"On optimizing system energy of multi-core SoCs based on dynamically reconfigurable voltage-frequency island\",\"authors\":\"Song Jin, Songwei Pei, Yinhe Han, Huawei Li\",\"doi\":\"10.1109/VLSI-DAT.2015.7114569\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Voltage-frequency island (VFI)-based design has been widely exploited for optimizing system energy of embedded multi-core chip in recent years. The existing work either constructed a single static VFI partition for all kinds of applications or required per core voltage domain configuration. However, the former solution is difficult to find a single optimal VFI partition for diverse applications while the latter one suffers from high hardware cost. In this paper, we propose an energy optimization framework based on dynamically reconfigurable VFI (D-VFI). Our framework treats a small number of cores as dynamic cores (D-cores) and configures each of them with an independent voltage domain. At runtime, the D-cores can be pieced together with neighboring static VFIs. This can dynamically construct the optimal VFI partition for different kinds of applications, achieving more aggressive energy optimization under low cost. To identify the D-cores, we propose a D-VFI aware task scheduling and VFI partitioning algorithm. Moreover, we analyze all the VFI partitions to determine the optimal voltage scaling intervals which can accommodate performance degradation resulted from voltage scaling. Experimental results demonstrates that the effectiveness of the proposed scheme.\",\"PeriodicalId\":369130,\"journal\":{\"name\":\"VLSI Design, Automation and Test(VLSI-DAT)\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2015-04-27\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"VLSI Design, Automation and Test(VLSI-DAT)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSI-DAT.2015.7114569\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"VLSI Design, Automation and Test(VLSI-DAT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSI-DAT.2015.7114569","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

摘要

近年来,基于电压频率岛(VFI)的设计被广泛应用于嵌入式多核芯片的系统能量优化。现有的工作要么为各种应用构建单个静态VFI分区,要么需要每个核心电压域配置。然而,前者难以为各种应用找到一个最优的VFI分区,而后者则存在硬件成本高的问题。本文提出了一种基于动态可重构VFI (D-VFI)的能量优化框架。我们的框架将少量核心视为动态核心(d -核心),并为每个核心配置一个独立的电压域。在运行时,d核可以与相邻的静态vfi拼接在一起。这可以动态地为不同类型的应用构建最优的VFI分区,在低成本下实现更激进的能量优化。为了识别d核,我们提出了一种感知D-VFI的任务调度和VFI分区算法。此外,我们分析了所有的VFI分区,以确定最优的电压缩放间隔,以适应电压缩放导致的性能下降。实验结果证明了该方案的有效性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
On optimizing system energy of multi-core SoCs based on dynamically reconfigurable voltage-frequency island
Voltage-frequency island (VFI)-based design has been widely exploited for optimizing system energy of embedded multi-core chip in recent years. The existing work either constructed a single static VFI partition for all kinds of applications or required per core voltage domain configuration. However, the former solution is difficult to find a single optimal VFI partition for diverse applications while the latter one suffers from high hardware cost. In this paper, we propose an energy optimization framework based on dynamically reconfigurable VFI (D-VFI). Our framework treats a small number of cores as dynamic cores (D-cores) and configures each of them with an independent voltage domain. At runtime, the D-cores can be pieced together with neighboring static VFIs. This can dynamically construct the optimal VFI partition for different kinds of applications, achieving more aggressive energy optimization under low cost. To identify the D-cores, we propose a D-VFI aware task scheduling and VFI partitioning algorithm. Moreover, we analyze all the VFI partitions to determine the optimal voltage scaling intervals which can accommodate performance degradation resulted from voltage scaling. Experimental results demonstrates that the effectiveness of the proposed scheme.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A 127 fJ/conv. continuous-time delta-sigma modulator with a DWA-embedded two-step time-domain quantizer Biomedical devices and instruments for point-of-care diagnosis Cost challenges on the way to the Internet of Things An in-pixel equalizer with kTC noise cancellation and FPN reduction for time-of-flight CMOS image sensor A dual-edge sampling CES delay-locked loop based clock and data recovery circuits
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1