纳米厚双介质薄膜(SiO/sub 2//Si/sub 3/N/sub 4/)中捕获电荷放电诱导DRAM电池信号电压的降低

J. Kumagai, K. Toita, S. Kaki, Shizuo Sawada
{"title":"纳米厚双介质薄膜(SiO/sub 2//Si/sub 3/N/sub 4/)中捕获电荷放电诱导DRAM电池信号电压的降低","authors":"J. Kumagai, K. Toita, S. Kaki, Shizuo Sawada","doi":"10.1109/RELPHY.1990.66082","DOIUrl":null,"url":null,"abstract":"Trap/detrap characteristics of nanometer thick SiO/sub 2//Si/sub 3/N/sub 4/ dual dielectric film and the impact of the detrapping on DRAM cell are investigated. The authors estimated net trapped charge in the film, using a new method. Trap/detrap characteristics are strongly dependent on stress bias. Deterioration of DRAM cell signal voltage due to detrapping was found. The thickness of the film and the plate bias should be optimized by considering not only leakage current through SiO/sub 2//Si/sub 3/N/sub 4/ film but also detrap of trapped charge.<<ETX>>","PeriodicalId":409540,"journal":{"name":"28th Annual Proceedings on Reliability Physics Symposium","volume":"34 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1990-03-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"Reduction of signal voltage of DRAM cell induced by discharge of trapped charges in nano-meter thick dual dielectric film (SiO/sub 2//Si/sub 3/N/sub 4/)\",\"authors\":\"J. Kumagai, K. Toita, S. Kaki, Shizuo Sawada\",\"doi\":\"10.1109/RELPHY.1990.66082\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Trap/detrap characteristics of nanometer thick SiO/sub 2//Si/sub 3/N/sub 4/ dual dielectric film and the impact of the detrapping on DRAM cell are investigated. The authors estimated net trapped charge in the film, using a new method. Trap/detrap characteristics are strongly dependent on stress bias. Deterioration of DRAM cell signal voltage due to detrapping was found. The thickness of the film and the plate bias should be optimized by considering not only leakage current through SiO/sub 2//Si/sub 3/N/sub 4/ film but also detrap of trapped charge.<<ETX>>\",\"PeriodicalId\":409540,\"journal\":{\"name\":\"28th Annual Proceedings on Reliability Physics Symposium\",\"volume\":\"34 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1990-03-27\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"28th Annual Proceedings on Reliability Physics Symposium\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/RELPHY.1990.66082\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"28th Annual Proceedings on Reliability Physics Symposium","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RELPHY.1990.66082","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

摘要

研究了纳米厚SiO/sub 2//Si/sub 3/N/sub 4/双介质薄膜的陷阱/去陷阱特性及其对DRAM电池的影响。本文采用一种新的方法估算了薄膜中的净捕获电荷。圈闭/去陷阱特征强烈依赖于应力偏置。发现DRAM单元信号电压因去捕获而恶化。薄膜厚度和极板偏压的优化不仅要考虑通过SiO/sub 2//Si/sub 3/N/sub 4/薄膜的漏电流,还要考虑捕获电荷的陷阱。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Reduction of signal voltage of DRAM cell induced by discharge of trapped charges in nano-meter thick dual dielectric film (SiO/sub 2//Si/sub 3/N/sub 4/)
Trap/detrap characteristics of nanometer thick SiO/sub 2//Si/sub 3/N/sub 4/ dual dielectric film and the impact of the detrapping on DRAM cell are investigated. The authors estimated net trapped charge in the film, using a new method. Trap/detrap characteristics are strongly dependent on stress bias. Deterioration of DRAM cell signal voltage due to detrapping was found. The thickness of the film and the plate bias should be optimized by considering not only leakage current through SiO/sub 2//Si/sub 3/N/sub 4/ film but also detrap of trapped charge.<>
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A new technique for imaging the logic state of passivated conductors: biased resistive contrast imaging (CMOS devices) TEM analysis of failed bits and improvement of data retention properties in megabit-DRAMS Relation between thehot carrier lifetime of transistors and CMOS SRAM products A model for EPROM intrinsic charge loss through oxide-nitride-oxide (ONO) interpoly dielectric Error analysis for optimal design of accelerated tests (electromigration)
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1