{"title":"宽带直流耦合放大器/施密特","authors":"C. Shinn","doi":"10.1109/ISSCC.1977.1155669","DOIUrl":null,"url":null,"abstract":"AN ALL MONOLITHIC, dc to > I GI*, amplifier/Schmidt trigger with 8 mV rms input sensitivity has been designed using a junction-isolated 5 GHz fT process in spite of the inherent high capacitances. Included on a 1.39 x 1.59 mm chip are electronic gain control, 180’ phase switching, ECL line driver output, all biasing circuits and a one-shot LED driver. A functional block diagram is shown in Figure 1. The amplifier is composed of a cascade of three identical modified Gilbert gain cells’. The current gain of this type of circuit is set by the ratio of device input impedances which in turn are a function of their quiescent currents. Because the currents are added at the output of each stage, a cascade requires a geometric increase in the power dissipation for each additional stage. N t h even the first stage current constrained to be fairly high to obtain wide bandwidth, a cascade would be unreasonable. Modifying the gain cell by the addition of emitter resistors allows the input impedance and thus the current gain, to become independent of dc bias. Furthermore, this modification generally results in a substantial reduction in the mean squared output noise current (in2) since the expression is changed from:","PeriodicalId":416313,"journal":{"name":"1977 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","volume":"48 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"Wideband DC-coupled amp/schmidt\",\"authors\":\"C. Shinn\",\"doi\":\"10.1109/ISSCC.1977.1155669\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"AN ALL MONOLITHIC, dc to > I GI*, amplifier/Schmidt trigger with 8 mV rms input sensitivity has been designed using a junction-isolated 5 GHz fT process in spite of the inherent high capacitances. Included on a 1.39 x 1.59 mm chip are electronic gain control, 180’ phase switching, ECL line driver output, all biasing circuits and a one-shot LED driver. A functional block diagram is shown in Figure 1. The amplifier is composed of a cascade of three identical modified Gilbert gain cells’. The current gain of this type of circuit is set by the ratio of device input impedances which in turn are a function of their quiescent currents. Because the currents are added at the output of each stage, a cascade requires a geometric increase in the power dissipation for each additional stage. N t h even the first stage current constrained to be fairly high to obtain wide bandwidth, a cascade would be unreasonable. Modifying the gain cell by the addition of emitter resistors allows the input impedance and thus the current gain, to become independent of dc bias. Furthermore, this modification generally results in a substantial reduction in the mean squared output noise current (in2) since the expression is changed from:\",\"PeriodicalId\":416313,\"journal\":{\"name\":\"1977 IEEE International Solid-State Circuits Conference. Digest of Technical Papers\",\"volume\":\"48 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1900-01-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"1977 IEEE International Solid-State Circuits Conference. Digest of Technical Papers\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISSCC.1977.1155669\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"1977 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCC.1977.1155669","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

摘要

尽管具有固有的高电容,但采用结隔离的5 GHz fT工艺设计了一种具有8 mV rms输入灵敏度的全单片直流到> I GI*放大器/施密特触发器。包含在1.39 x 1.59 mm芯片上的是电子增益控制,180 '相位开关,ECL线路驱动器输出,所有偏置电路和一个单镜头LED驱动器。功能框图如图1所示。该放大器由三个相同的改良吉尔伯特增益单元级联组成。这种类型电路的电流增益是由器件输入阻抗的比值决定的,而器件输入阻抗又是其静态电流的函数。由于电流是在每一级的输出处增加的,因此级联需要每增加一级的功耗呈几何级数增加。然而,即使将第一级电流约束得相当高以获得较宽的带宽,级联也是不合理的。通过添加射极电阻来修改增益单元,可以使输入阻抗和电流增益与直流偏置无关。此外,这种修改通常会导致均方输出噪声电流(in2)的大幅降低,因为表达式变为:
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Wideband DC-coupled amp/schmidt
AN ALL MONOLITHIC, dc to > I GI*, amplifier/Schmidt trigger with 8 mV rms input sensitivity has been designed using a junction-isolated 5 GHz fT process in spite of the inherent high capacitances. Included on a 1.39 x 1.59 mm chip are electronic gain control, 180’ phase switching, ECL line driver output, all biasing circuits and a one-shot LED driver. A functional block diagram is shown in Figure 1. The amplifier is composed of a cascade of three identical modified Gilbert gain cells’. The current gain of this type of circuit is set by the ratio of device input impedances which in turn are a function of their quiescent currents. Because the currents are added at the output of each stage, a cascade requires a geometric increase in the power dissipation for each additional stage. N t h even the first stage current constrained to be fairly high to obtain wide bandwidth, a cascade would be unreasonable. Modifying the gain cell by the addition of emitter resistors allows the input impedance and thus the current gain, to become independent of dc bias. Furthermore, this modification generally results in a substantial reduction in the mean squared output noise current (in2) since the expression is changed from:
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
The pretuned module: An integrated millimeter wave oscillator A selection system for MNOS capacitor memories A 32 x 9 ECL dual address register using an interleaving cell technique A 16-bit monolithic I3L processor 4-GHz frequency division with GaAs MESFET ICs
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1