基于能量平衡电容的5.6 w功率96%效率升压SIDO升压DC-DC变换器

Gyeong-Gu Kang, Ji-Hun Lee, Se-un Shin, G. Cho, Hyunsik Kim
{"title":"基于能量平衡电容的5.6 w功率96%效率升压SIDO升压DC-DC变换器","authors":"Gyeong-Gu Kang, Ji-Hun Lee, Se-un Shin, G. Cho, Hyunsik Kim","doi":"10.1109/vlsitechnologyandcir46769.2022.9830464","DOIUrl":null,"url":null,"abstract":"In this paper, a boost-oriented single-inductor dual-output (BO-SIDO) step-up/down DC-DC converter is presented. The BO-SIDO design enables only 1×RON conduction in all inductor-current paths, improving power efficiency. While regulating the heavy-loaded boost output, the seamless buck conversion can be embedded adaptively to the buck load. The chip was fabricated in 0.5-μm CMOS, and it achieved 96.6% peak efficiency and maximum output power of 5.6W.","PeriodicalId":332454,"journal":{"name":"2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2022-06-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A 5.6W-Power 96.6%-Efficiency Boost-Oriented SIDO Step-Up/Down DC-DC Converter Embedding Buck Conversion with an Energy-Balancing Capacitor\",\"authors\":\"Gyeong-Gu Kang, Ji-Hun Lee, Se-un Shin, G. Cho, Hyunsik Kim\",\"doi\":\"10.1109/vlsitechnologyandcir46769.2022.9830464\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, a boost-oriented single-inductor dual-output (BO-SIDO) step-up/down DC-DC converter is presented. The BO-SIDO design enables only 1×RON conduction in all inductor-current paths, improving power efficiency. While regulating the heavy-loaded boost output, the seamless buck conversion can be embedded adaptively to the buck load. The chip was fabricated in 0.5-μm CMOS, and it achieved 96.6% peak efficiency and maximum output power of 5.6W.\",\"PeriodicalId\":332454,\"journal\":{\"name\":\"2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-06-12\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/vlsitechnologyandcir46769.2022.9830464\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/vlsitechnologyandcir46769.2022.9830464","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

本文提出了一种面向升压的单电感双输出(BO-SIDO)升压型DC-DC变换器。BO-SIDO设计在所有电感电流路径中只允许1×RON导通,从而提高了功率效率。在调节高压升压输出的同时,无缝降压转换可以自适应嵌入降压负载。该芯片采用0.5 μm CMOS结构,峰值效率为96.6%,最大输出功率为5.6W。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A 5.6W-Power 96.6%-Efficiency Boost-Oriented SIDO Step-Up/Down DC-DC Converter Embedding Buck Conversion with an Energy-Balancing Capacitor
In this paper, a boost-oriented single-inductor dual-output (BO-SIDO) step-up/down DC-DC converter is presented. The BO-SIDO design enables only 1×RON conduction in all inductor-current paths, improving power efficiency. While regulating the heavy-loaded boost output, the seamless buck conversion can be embedded adaptively to the buck load. The chip was fabricated in 0.5-μm CMOS, and it achieved 96.6% peak efficiency and maximum output power of 5.6W.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A 12-bit 8GS/s RF Sampling DAC with Code-Dependent Nonlinearity Compensation and Intersegmental Current-Mismatch Calibration in 5nm FinFET Scalable 1.4 μW cryo-CMOS SP4T multiplexer operating at 10 mK for high-fidelity superconducting qubit measurements A 507 GMACs/J 256-Core Domain Adaptive Systolic-Array-Processor for Wireless Communication and Linear-Algebra Kernels in 12nm FINFET An 81.6dB SNDR 15.625MHz BW 3rd Order CT SDM with a True TI NS Quantizer Energy-Efficient High Bandwidth 6T SRAM Design on Intel 4 CMOS Technology
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1