Albert Lee, Chien-Chen Lin, T. Yang, Meng-Fan Chang
{"title":"一种嵌入式ReRAM,采用用于低压操作的小偏移感测放大器","authors":"Albert Lee, Chien-Chen Lin, T. Yang, Meng-Fan Chang","doi":"10.1109/VLSI-DAT.2015.7114532","DOIUrl":null,"url":null,"abstract":"This paper presents a Contact Resistive Random Access Memory (CRRAM) macro with an offset-compensated Sense amplifier for low-voltage operation. The proposed circuit aims to solve the variation and speed issues during low-voltage operations. A 256Kb test-chip was fabricated in TSMC 65nm technology. An improvement of 1.78x in read speed and 85.7% in offset was measured compared to conventional sensing methods, and the minimum operating voltage was as low as 0.3V.","PeriodicalId":369130,"journal":{"name":"VLSI Design, Automation and Test(VLSI-DAT)","volume":"3 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-04-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"An embedded ReRAM using a small-offset sense amplifier for low-voltage operations\",\"authors\":\"Albert Lee, Chien-Chen Lin, T. Yang, Meng-Fan Chang\",\"doi\":\"10.1109/VLSI-DAT.2015.7114532\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a Contact Resistive Random Access Memory (CRRAM) macro with an offset-compensated Sense amplifier for low-voltage operation. The proposed circuit aims to solve the variation and speed issues during low-voltage operations. A 256Kb test-chip was fabricated in TSMC 65nm technology. An improvement of 1.78x in read speed and 85.7% in offset was measured compared to conventional sensing methods, and the minimum operating voltage was as low as 0.3V.\",\"PeriodicalId\":369130,\"journal\":{\"name\":\"VLSI Design, Automation and Test(VLSI-DAT)\",\"volume\":\"3 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2015-04-27\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"VLSI Design, Automation and Test(VLSI-DAT)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSI-DAT.2015.7114532\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"VLSI Design, Automation and Test(VLSI-DAT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSI-DAT.2015.7114532","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
An embedded ReRAM using a small-offset sense amplifier for low-voltage operations
This paper presents a Contact Resistive Random Access Memory (CRRAM) macro with an offset-compensated Sense amplifier for low-voltage operation. The proposed circuit aims to solve the variation and speed issues during low-voltage operations. A 256Kb test-chip was fabricated in TSMC 65nm technology. An improvement of 1.78x in read speed and 85.7% in offset was measured compared to conventional sensing methods, and the minimum operating voltage was as low as 0.3V.