250msample /sec可编程级联积分器梳状抽取滤波器

VLSI Signal Processing, IX Pub Date : 1996-10-30 DOI:10.1109/VLSISP.1996.558351

A. Kwentus, O. Lee, A. Willson

{"title":"250msample /sec可编程级联积分器梳状抽取滤波器","authors":"A. Kwentus, O. Lee, A. Willson","doi":"10.1109/VLSISP.1996.558351","DOIUrl":null,"url":null,"abstract":"The implementation of a 250 Msample/sec programmable six-stage cascaded integrator-comb (CIC) decimation filter is described. The prototype IC is implemented using 0.8-/spl mu/m CMOS and contains 39,890 transistors in a core area of 8.5 mm/sup 2/. It accommodates programmable power-of-two decimation factors from 2 to 1024 with 16-bit input and output data.","PeriodicalId":290885,"journal":{"name":"VLSI Signal Processing, IX","volume":"67 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1996-10-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"20","resultStr":"{\"title\":\"A 250 Msample/sec programmable cascaded integrator-comb decimation filter\",\"authors\":\"A. Kwentus, O. Lee, A. Willson\",\"doi\":\"10.1109/VLSISP.1996.558351\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The implementation of a 250 Msample/sec programmable six-stage cascaded integrator-comb (CIC) decimation filter is described. The prototype IC is implemented using 0.8-/spl mu/m CMOS and contains 39,890 transistors in a core area of 8.5 mm/sup 2/. It accommodates programmable power-of-two decimation factors from 2 to 1024 with 16-bit input and output data.\",\"PeriodicalId\":290885,\"journal\":{\"name\":\"VLSI Signal Processing, IX\",\"volume\":\"67 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1996-10-30\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"20\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"VLSI Signal Processing, IX\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSISP.1996.558351\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"VLSI Signal Processing, IX","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSISP.1996.558351","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 20

摘要

描述了一种250 m采样/秒可编程六级级联积分梳(CIC)抽取滤波器的实现。原型IC采用0.8-/spl μ m CMOS实现，在8.5 mm/sup /的核心面积中包含39,890个晶体管。它容纳可编程的2次幂抽取因子，从2到1024,16位输入和输出数据。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

A 250 Msample/sec programmable cascaded integrator-comb decimation filter

The implementation of a 250 Msample/sec programmable six-stage cascaded integrator-comb (CIC) decimation filter is described. The prototype IC is implemented using 0.8-/spl mu/m CMOS and contains 39,890 transistors in a core area of 8.5 mm/sup 2/. It accommodates programmable power-of-two decimation factors from 2 to 1024 with 16-bit input and output data.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

VLSI Signal Processing, IX

自引率

0.00%

发文量