R. Saia, R. Wojnarowski, R. Fillion, G. Forman, B. Gorowitz
{"title":"使用GE高密度多芯片模块技术实现三维堆叠","authors":"R. Saia, R. Wojnarowski, R. Fillion, G. Forman, B. Gorowitz","doi":"10.1109/ICMCM.1994.753564","DOIUrl":null,"url":null,"abstract":"To solve the interconnect and packaging problems associated with large distributed processing systems and of mass memory systems, the GE Corporate Research and Development Center has developed a 3-D stacked multichip module (MCM) technology. This technology uses, as building blocks, modules produced by the GE High Density Interconnect (HDI) embedded chip process. The fundamental features of this 2-D HDI polymer film overlay process, which are used to interconnect a number of chips within a common substrate, are extended to the interconnection of a number of multichip substrates. The 2-D HDI substrates with their essentially planar surface, and chips recessed beneath the interconnect structure, are ideally suited for direct 3-D stacking of one substrate upon another. The thermal path of the stack is directly through the substrate to the base of the stack. The substrate I/O connections are brought to the substrate edges for vertical connection within the stack. The multilayer lamination and thin film interconnect processes used to interconnect the chips, i.e. polyimide film dielectric, laser formed vias, and electroplated copper metallization, are then applied to one or more of the four edges of the stack. This paper will describe the basic 2-D HDI process and how it was extended to the 3-D interconnection of multichip substrates.","PeriodicalId":363745,"journal":{"name":"Proceedings of the International Conference on Multichip Modules","volume":"2 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1994-04-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"3-D Stacking Using the GE High Density Multichip Module Technology\",\"authors\":\"R. Saia, R. Wojnarowski, R. Fillion, G. Forman, B. Gorowitz\",\"doi\":\"10.1109/ICMCM.1994.753564\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"To solve the interconnect and packaging problems associated with large distributed processing systems and of mass memory systems, the GE Corporate Research and Development Center has developed a 3-D stacked multichip module (MCM) technology. This technology uses, as building blocks, modules produced by the GE High Density Interconnect (HDI) embedded chip process. The fundamental features of this 2-D HDI polymer film overlay process, which are used to interconnect a number of chips within a common substrate, are extended to the interconnection of a number of multichip substrates. The 2-D HDI substrates with their essentially planar surface, and chips recessed beneath the interconnect structure, are ideally suited for direct 3-D stacking of one substrate upon another. The thermal path of the stack is directly through the substrate to the base of the stack. The substrate I/O connections are brought to the substrate edges for vertical connection within the stack. The multilayer lamination and thin film interconnect processes used to interconnect the chips, i.e. polyimide film dielectric, laser formed vias, and electroplated copper metallization, are then applied to one or more of the four edges of the stack. This paper will describe the basic 2-D HDI process and how it was extended to the 3-D interconnection of multichip substrates.\",\"PeriodicalId\":363745,\"journal\":{\"name\":\"Proceedings of the International Conference on Multichip Modules\",\"volume\":\"2 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1994-04-13\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of the International Conference on Multichip Modules\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICMCM.1994.753564\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the International Conference on Multichip Modules","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICMCM.1994.753564","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3
摘要
为了解决与大型分布式处理系统和海量存储系统相关的互连和封装问题,GE公司研发中心开发了一种3-D堆叠多芯片模块(MCM)技术。该技术使用GE High Density Interconnect (HDI)嵌入式芯片工艺生产的模块作为构建模块。这种二维HDI聚合物薄膜覆盖工艺的基本特征,用于在公共衬底内互连多个芯片,扩展到多个多芯片衬底的互连。二维HDI衬底具有基本的平面表面,芯片嵌入互连结构之下,非常适合将一个衬底直接堆叠在另一个衬底上。堆的热路径是直接通过基板到堆的底部。基板I/O连接被带到基板边缘,以便在堆栈内进行垂直连接。然后将用于互连芯片的多层层压和薄膜互连工艺,即聚酰亚胺薄膜介电介质,激光形成的过孔和电镀铜金属化,应用于堆栈的四个边缘中的一个或多个。本文将描述基本的二维HDI过程,以及如何将其扩展到多芯片基板的三维互连。
3-D Stacking Using the GE High Density Multichip Module Technology
To solve the interconnect and packaging problems associated with large distributed processing systems and of mass memory systems, the GE Corporate Research and Development Center has developed a 3-D stacked multichip module (MCM) technology. This technology uses, as building blocks, modules produced by the GE High Density Interconnect (HDI) embedded chip process. The fundamental features of this 2-D HDI polymer film overlay process, which are used to interconnect a number of chips within a common substrate, are extended to the interconnection of a number of multichip substrates. The 2-D HDI substrates with their essentially planar surface, and chips recessed beneath the interconnect structure, are ideally suited for direct 3-D stacking of one substrate upon another. The thermal path of the stack is directly through the substrate to the base of the stack. The substrate I/O connections are brought to the substrate edges for vertical connection within the stack. The multilayer lamination and thin film interconnect processes used to interconnect the chips, i.e. polyimide film dielectric, laser formed vias, and electroplated copper metallization, are then applied to one or more of the four edges of the stack. This paper will describe the basic 2-D HDI process and how it was extended to the 3-D interconnection of multichip substrates.