一种基于精简电力电子开关和直流电源的新型多电平逆变器结构分析与实现

Rojalin Rout, T. Roy, T. R. Choudhury, B. Nayak, B. Mishra
{"title":"一种基于精简电力电子开关和直流电源的新型多电平逆变器结构分析与实现","authors":"Rojalin Rout, T. Roy, T. R. Choudhury, B. Nayak, B. Mishra","doi":"10.1109/ICRIEECE44171.2018.9009206","DOIUrl":null,"url":null,"abstract":"A novel structure of multilevel inverter is presented in this paper. The presented topology is a cascaded structure of novel sub-module basic unit which can produce 19 level output voltage. The sub-module consists of 3 asymmetric dc sources (V, 3V, 0.5V) and 12 switches. It is capable of generating both integral and fractional output levels. The basic unit is connected symmetrically in a cascade manner. Proposed topology is compared with other MLI topologies that have been recently developed in terms of a number of switches, gate driver circuits, and dc links. It is observed that this topology uses less number of components at a given level among in comparison to other topologies. Simulation of the proposed basic unit is done in MATLAB/SIMULINK. The circuit is verified for different load conditions such as R-L, L and sudden load change conditions. Total Harmonic Distortion of both output current and output voltage is also determined. This topology is found to generate output levels with very low Total Harmonic Distortion.","PeriodicalId":393891,"journal":{"name":"2018 International Conference on Recent Innovations in Electrical, Electronics & Communication Engineering (ICRIEECE)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Analysis and Implementation of a Novel Multilevel Inverter Structure Using Reduced Power Electronic Switches and DC Sources\",\"authors\":\"Rojalin Rout, T. Roy, T. R. Choudhury, B. Nayak, B. Mishra\",\"doi\":\"10.1109/ICRIEECE44171.2018.9009206\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A novel structure of multilevel inverter is presented in this paper. The presented topology is a cascaded structure of novel sub-module basic unit which can produce 19 level output voltage. The sub-module consists of 3 asymmetric dc sources (V, 3V, 0.5V) and 12 switches. It is capable of generating both integral and fractional output levels. The basic unit is connected symmetrically in a cascade manner. Proposed topology is compared with other MLI topologies that have been recently developed in terms of a number of switches, gate driver circuits, and dc links. It is observed that this topology uses less number of components at a given level among in comparison to other topologies. Simulation of the proposed basic unit is done in MATLAB/SIMULINK. The circuit is verified for different load conditions such as R-L, L and sudden load change conditions. Total Harmonic Distortion of both output current and output voltage is also determined. This topology is found to generate output levels with very low Total Harmonic Distortion.\",\"PeriodicalId\":393891,\"journal\":{\"name\":\"2018 International Conference on Recent Innovations in Electrical, Electronics & Communication Engineering (ICRIEECE)\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-07-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 International Conference on Recent Innovations in Electrical, Electronics & Communication Engineering (ICRIEECE)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICRIEECE44171.2018.9009206\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 International Conference on Recent Innovations in Electrical, Electronics & Communication Engineering (ICRIEECE)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICRIEECE44171.2018.9009206","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

提出了一种新型的多电平逆变器结构。所提出的拓扑结构是一种新型子模块基本单元级联结构,可产生19电平输出电压。子模块由3个非对称直流电源(V、3V、0.5V)和12个开关组成。它能够产生积分和分数输出水平。基本单元以级联方式对称连接。将所提出的拓扑结构与最近在许多开关、栅极驱动电路和直流链路方面开发的其他MLI拓扑结构进行比较。可以观察到,与其他拓扑相比,该拓扑在给定级别中使用的组件数量较少。在MATLAB/SIMULINK中对所提出的基本单元进行了仿真。对该电路进行了R-L、L和负载突变等不同负载条件下的验证。同时确定了输出电流和输出电压的总谐波畸变。发现这种拓扑结构产生的输出电平具有非常低的总谐波失真。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Analysis and Implementation of a Novel Multilevel Inverter Structure Using Reduced Power Electronic Switches and DC Sources
A novel structure of multilevel inverter is presented in this paper. The presented topology is a cascaded structure of novel sub-module basic unit which can produce 19 level output voltage. The sub-module consists of 3 asymmetric dc sources (V, 3V, 0.5V) and 12 switches. It is capable of generating both integral and fractional output levels. The basic unit is connected symmetrically in a cascade manner. Proposed topology is compared with other MLI topologies that have been recently developed in terms of a number of switches, gate driver circuits, and dc links. It is observed that this topology uses less number of components at a given level among in comparison to other topologies. Simulation of the proposed basic unit is done in MATLAB/SIMULINK. The circuit is verified for different load conditions such as R-L, L and sudden load change conditions. Total Harmonic Distortion of both output current and output voltage is also determined. This topology is found to generate output levels with very low Total Harmonic Distortion.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Ranked Rule Based Approach for Sentiment Analysis Design of Evaluation Board for Image Processing ASIC and VHDL Implementation of FPGA Interface Design and Development of IoT based System for Retrieval of Agrometeorological Parameters An Advance Tree Adaptive Data Classification for the Diabetes Disease Prediction Dual-Frequency GPS Derived Precipitable Water Vapor and Comparison with ERA-Interim Reanalysis Data Over Indian stations
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1