具有两个混合转换器的低功耗PMIC用于TEG应用

Thinh Tran-Dinh, H. Pham, B. Dao, Hien Hoang-Thi, L. Pham-Nguyen, Sang-Gug Lee, Hanh-Phuc Le
{"title":"具有两个混合转换器的低功耗PMIC用于TEG应用","authors":"Thinh Tran-Dinh, H. Pham, B. Dao, Hien Hoang-Thi, L. Pham-Nguyen, Sang-Gug Lee, Hanh-Phuc Le","doi":"10.1109/APCCAS50809.2020.9301651","DOIUrl":null,"url":null,"abstract":"This paper presents a low-power power management IC (PMIC) for Thermal Electric Generator (TEG) applications that includes investigation, demonstration, and comparison between two hybrid DC-DC converters. Both converters employs an input inductive step-up stage and an output switched-capacitor stage. The first converter, a 2-stage boost converter (2SBC), has a Boost stage connected in series with a switched-capacitor doubler, fully integrated with all control and regulation circuits. The second converter is an open-loop three-level boost converter (3LBC). Both converters are designed in a single prototype chip, fabricated in a 180-nm process. The PMIC’s self-start operation is verified at a minimum voltage of 50mV. The functionality of both converters are verified to match with simulation results, achieving above 50% efficiency for a wide range of loads. The peak efficiencies of 65% and 83% are achieved for the 2-stage boost converter and the three level boost converter at 150mV and 180mV input voltages, respectively.","PeriodicalId":127075,"journal":{"name":"2020 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2020-12-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Low-Power PMIC with Two Hybrid Converters for TEG Application\",\"authors\":\"Thinh Tran-Dinh, H. Pham, B. Dao, Hien Hoang-Thi, L. Pham-Nguyen, Sang-Gug Lee, Hanh-Phuc Le\",\"doi\":\"10.1109/APCCAS50809.2020.9301651\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a low-power power management IC (PMIC) for Thermal Electric Generator (TEG) applications that includes investigation, demonstration, and comparison between two hybrid DC-DC converters. Both converters employs an input inductive step-up stage and an output switched-capacitor stage. The first converter, a 2-stage boost converter (2SBC), has a Boost stage connected in series with a switched-capacitor doubler, fully integrated with all control and regulation circuits. The second converter is an open-loop three-level boost converter (3LBC). Both converters are designed in a single prototype chip, fabricated in a 180-nm process. The PMIC’s self-start operation is verified at a minimum voltage of 50mV. The functionality of both converters are verified to match with simulation results, achieving above 50% efficiency for a wide range of loads. The peak efficiencies of 65% and 83% are achieved for the 2-stage boost converter and the three level boost converter at 150mV and 180mV input voltages, respectively.\",\"PeriodicalId\":127075,\"journal\":{\"name\":\"2020 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2020-12-08\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2020 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/APCCAS50809.2020.9301651\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/APCCAS50809.2020.9301651","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

本文介绍了一种用于热电发电机(TEG)应用的低功耗电源管理IC (PMIC),包括研究、演示和两种混合DC-DC转换器的比较。两个变换器都采用输入电感升压级和输出开关电容级。第一个转换器是2级升压转换器(2SBC),其升压级与开关电容倍频器串联,与所有控制和调节电路完全集成。第二个变换器是开环三电平升压变换器(3LBC)。这两种转换器都设计在一个原型芯片上,采用180纳米工艺制造。PMIC的自启动操作在50mV的最小电压下被验证。两种转换器的功能经过验证,与仿真结果相匹配,在广泛的负载范围内实现50%以上的效率。在150mV和180mV输入电压下,2级升压变换器和3级升压变换器的峰值效率分别达到65%和83%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Low-Power PMIC with Two Hybrid Converters for TEG Application
This paper presents a low-power power management IC (PMIC) for Thermal Electric Generator (TEG) applications that includes investigation, demonstration, and comparison between two hybrid DC-DC converters. Both converters employs an input inductive step-up stage and an output switched-capacitor stage. The first converter, a 2-stage boost converter (2SBC), has a Boost stage connected in series with a switched-capacitor doubler, fully integrated with all control and regulation circuits. The second converter is an open-loop three-level boost converter (3LBC). Both converters are designed in a single prototype chip, fabricated in a 180-nm process. The PMIC’s self-start operation is verified at a minimum voltage of 50mV. The functionality of both converters are verified to match with simulation results, achieving above 50% efficiency for a wide range of loads. The peak efficiencies of 65% and 83% are achieved for the 2-stage boost converter and the three level boost converter at 150mV and 180mV input voltages, respectively.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
"Truth from Practice, Learning beyond Teaching" Exploration in Teaching Analog Integrated Circuit 100 MHz Random Number Generator Design Using Interleaved Metastable NAND/NOR Latches* Performance Analysis of Non-Profiled Side Channel Attacks Based on Convolutional Neural Networks A Self-coupled DT MASH ΔΣ Modulator with High Tolerance to Noise Leakage An Energy-Efficient Time-Domain Binary Neural Network Accelerator with Error-Detection in 28nm CMOS
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1