DRAM/PCRAM混合记忆体架构的自适应页分配

W. Cheng, Pi-Chieh Cheng, Xinlun Li
{"title":"DRAM/PCRAM混合记忆体架构的自适应页分配","authors":"W. Cheng, Pi-Chieh Cheng, Xinlun Li","doi":"10.1109/ISNE.2016.7543402","DOIUrl":null,"url":null,"abstract":"In this paper, we propose an adaptive page allocation and buffer management methodology for the hierarchical DRAM/PCRAM memory architecture. A small DRAM is used as cache of PCRAM memory to reduce leakage power consumption, and an adaptive page allocation scheme is used to make better utilization of the small DRAM capacity, such that conflict misses of DRAM are minimized under the multi-core architecture. Therefore, the number of write back to PCRAM and data migration between PCRAM and DRAM is obviously reduced. Experimental results show that our methodology is effective in improving both the energy consumption and access latency of PCRAM by 25%.","PeriodicalId":127324,"journal":{"name":"2016 5th International Symposium on Next-Generation Electronics (ISNE)","volume":"408 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-05-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"Adaptive page allocation of DRAM/PCRAM hybrid memory architecture\",\"authors\":\"W. Cheng, Pi-Chieh Cheng, Xinlun Li\",\"doi\":\"10.1109/ISNE.2016.7543402\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, we propose an adaptive page allocation and buffer management methodology for the hierarchical DRAM/PCRAM memory architecture. A small DRAM is used as cache of PCRAM memory to reduce leakage power consumption, and an adaptive page allocation scheme is used to make better utilization of the small DRAM capacity, such that conflict misses of DRAM are minimized under the multi-core architecture. Therefore, the number of write back to PCRAM and data migration between PCRAM and DRAM is obviously reduced. Experimental results show that our methodology is effective in improving both the energy consumption and access latency of PCRAM by 25%.\",\"PeriodicalId\":127324,\"journal\":{\"name\":\"2016 5th International Symposium on Next-Generation Electronics (ISNE)\",\"volume\":\"408 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2016-05-04\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 5th International Symposium on Next-Generation Electronics (ISNE)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISNE.2016.7543402\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 5th International Symposium on Next-Generation Electronics (ISNE)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISNE.2016.7543402","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

摘要

在本文中,我们为分层DRAM/PCRAM存储器架构提出了一种自适应页分配和缓冲区管理方法。采用小型DRAM作为PCRAM存储器的缓存来降低泄漏功耗,并采用自适应页面分配方案来更好地利用DRAM的小容量,从而使多核架构下DRAM的冲突丢失最小化。因此,PCRAM的回写次数和PCRAM与DRAM之间的数据迁移次数明显减少。实验结果表明,该方法可以有效地将PCRAM的能量消耗和访问延迟降低25%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Adaptive page allocation of DRAM/PCRAM hybrid memory architecture
In this paper, we propose an adaptive page allocation and buffer management methodology for the hierarchical DRAM/PCRAM memory architecture. A small DRAM is used as cache of PCRAM memory to reduce leakage power consumption, and an adaptive page allocation scheme is used to make better utilization of the small DRAM capacity, such that conflict misses of DRAM are minimized under the multi-core architecture. Therefore, the number of write back to PCRAM and data migration between PCRAM and DRAM is obviously reduced. Experimental results show that our methodology is effective in improving both the energy consumption and access latency of PCRAM by 25%.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Cover letter Identification system testing and optimisation Design of a LVDS RX soft IP kernel for multichannel ultrasound imaging systems The comparison between LR and NN methods for quality assurance prediction of bearing machining Preparation and characterization of surface treatment on single-walled carbon nanotubes thin films by 4-azidoaniline hydrochloride
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1