K. V. S. Kumar, Venkata Reddy Kopparthi, S. L. Sabat, K. ThulasiramVarma., Rangababu Peesapati
{"title":"基于改进Gram-Schmidt的QR分解在PYNQ FPGA上实现浮点矩阵反演","authors":"K. V. S. Kumar, Venkata Reddy Kopparthi, S. L. Sabat, K. ThulasiramVarma., Rangababu Peesapati","doi":"10.1109/iSES52644.2021.00030","DOIUrl":null,"url":null,"abstract":"This work presents a system on chip (SoC) implementation of floating-point matrix inversion using the modified Gram-Schmidt based QR decomposition technique. The SoC realization is carried out using High-Level Synthesis on PYNQZl board. The latency and resource utilization of modified Gram-Schmidt is compared with classical Gram-Schmidt QR decomposition for different bus interface techniques by realizing a 100×100 matrix decomposition on a Xilinx PYNQZl board. Further, the designed QR hardware IP is used for realizing the floating-point matrix inversion of size 25×25. The accuracy, hardware execution time, and resource utilization are evaluated and compared with Givens rotation-based inverse. The implementation results on PYNQ-ZI demonstrate the successful realization of resource-efficient matrix inversion on Field Programmable Gate Array (FPGA).","PeriodicalId":293167,"journal":{"name":"2021 IEEE International Symposium on Smart Electronic Systems (iSES) (Formerly iNiS)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2021-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"System on chip implementation of floating point matrix inversion using modified Gram-Schmidt based QR decomposition on PYNQ FPGA\",\"authors\":\"K. V. S. Kumar, Venkata Reddy Kopparthi, S. L. Sabat, K. ThulasiramVarma., Rangababu Peesapati\",\"doi\":\"10.1109/iSES52644.2021.00030\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This work presents a system on chip (SoC) implementation of floating-point matrix inversion using the modified Gram-Schmidt based QR decomposition technique. The SoC realization is carried out using High-Level Synthesis on PYNQZl board. The latency and resource utilization of modified Gram-Schmidt is compared with classical Gram-Schmidt QR decomposition for different bus interface techniques by realizing a 100×100 matrix decomposition on a Xilinx PYNQZl board. Further, the designed QR hardware IP is used for realizing the floating-point matrix inversion of size 25×25. The accuracy, hardware execution time, and resource utilization are evaluated and compared with Givens rotation-based inverse. The implementation results on PYNQ-ZI demonstrate the successful realization of resource-efficient matrix inversion on Field Programmable Gate Array (FPGA).\",\"PeriodicalId\":293167,\"journal\":{\"name\":\"2021 IEEE International Symposium on Smart Electronic Systems (iSES) (Formerly iNiS)\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2021 IEEE International Symposium on Smart Electronic Systems (iSES) (Formerly iNiS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/iSES52644.2021.00030\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 IEEE International Symposium on Smart Electronic Systems (iSES) (Formerly iNiS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/iSES52644.2021.00030","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
System on chip implementation of floating point matrix inversion using modified Gram-Schmidt based QR decomposition on PYNQ FPGA
This work presents a system on chip (SoC) implementation of floating-point matrix inversion using the modified Gram-Schmidt based QR decomposition technique. The SoC realization is carried out using High-Level Synthesis on PYNQZl board. The latency and resource utilization of modified Gram-Schmidt is compared with classical Gram-Schmidt QR decomposition for different bus interface techniques by realizing a 100×100 matrix decomposition on a Xilinx PYNQZl board. Further, the designed QR hardware IP is used for realizing the floating-point matrix inversion of size 25×25. The accuracy, hardware execution time, and resource utilization are evaluated and compared with Givens rotation-based inverse. The implementation results on PYNQ-ZI demonstrate the successful realization of resource-efficient matrix inversion on Field Programmable Gate Array (FPGA).