模拟深亚微米mosfet的栅极相关高频和噪声特性

R. Kraus, G. Knoblinger
{"title":"模拟深亚微米mosfet的栅极相关高频和噪声特性","authors":"R. Kraus, G. Knoblinger","doi":"10.1109/CICC.2002.1012798","DOIUrl":null,"url":null,"abstract":"This paper presents a compact model considering the high-frequency and noise effects at the gate of MOS transistors which are caused by the channel resistance in series to the gate capacitance. The real part of input impedance, nonquasistatic charge variations and induced gate noise with correlation to the drain noise are the results. A model equation of the induced gate noise is developed for MOSFETs with very short channel lengths. Comparisons with measurements verify the accuracy of the model and its validity for short and long channel transistors.","PeriodicalId":209025,"journal":{"name":"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)","volume":"103 ","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2002-08-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":"{\"title\":\"Modeling the gate-related high-frequency and noise characteristics of deep-submicron MOSFETs\",\"authors\":\"R. Kraus, G. Knoblinger\",\"doi\":\"10.1109/CICC.2002.1012798\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a compact model considering the high-frequency and noise effects at the gate of MOS transistors which are caused by the channel resistance in series to the gate capacitance. The real part of input impedance, nonquasistatic charge variations and induced gate noise with correlation to the drain noise are the results. A model equation of the induced gate noise is developed for MOSFETs with very short channel lengths. Comparisons with measurements verify the accuracy of the model and its validity for short and long channel transistors.\",\"PeriodicalId\":209025,\"journal\":{\"name\":\"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)\",\"volume\":\"103 \",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2002-08-07\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"6\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CICC.2002.1012798\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CICC.2002.1012798","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

摘要

本文提出了一个考虑栅极电容与栅极电阻串联所引起的栅极高频和噪声效应的紧凑模型。得到了输入阻抗实部、非准静态电荷变化和与漏极噪声相关的感应栅噪声。建立了极短通道长度mosfet的感应栅噪声模型方程。通过与实测数据的比较,验证了该模型的准确性及其对短沟道和长沟道晶体管的有效性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Modeling the gate-related high-frequency and noise characteristics of deep-submicron MOSFETs
This paper presents a compact model considering the high-frequency and noise effects at the gate of MOS transistors which are caused by the channel resistance in series to the gate capacitance. The real part of input impedance, nonquasistatic charge variations and induced gate noise with correlation to the drain noise are the results. A model equation of the induced gate noise is developed for MOSFETs with very short channel lengths. Comparisons with measurements verify the accuracy of the model and its validity for short and long channel transistors.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A signal integrity-driven buffer insertion technique for post-routing noise and delay optimization Modularized low temperature LNO/PZT/LNO ferroelectric capacitor-over-interconnect (COI) FeRAM for advanced SOC (ASOC) application SOI Hall effect sensor operating up to 270/spl deg/C A 402-output TFT-LCD driver IC with power-controlling function by selecting number of colors Understanding MOSFET mismatch for analog design
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1