500v n沟道igbt的电池优化

V. Parthasarathy, K. So, Z. Shen, T. Chow
{"title":"500v n沟道igbt的电池优化","authors":"V. Parthasarathy, K. So, Z. Shen, T. Chow","doi":"10.1109/ISPSD.1994.583652","DOIUrl":null,"url":null,"abstract":"The impact of cell design on the safe operating area (SOA) of n-channel IGBTs is assessed. It is shown that the atomic layer lattice (ALL) cell geometry is important for improving the latchup dominated SOA of 500 V n-channel IGBTs. Experimental results for the latchup performance of n-channel ALL cell IGBTs, presented for the first time, show that even at a temperature of 200/spl deg/C these devices do not latch at all but are instead current limited. The experimental measurements and tradeoffs for the different cell geometries have been found to corroborate the trends in the numerical simulations.","PeriodicalId":405897,"journal":{"name":"Proceedings of the 6th International Symposium on Power Semiconductor Devices and Ics","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"1994-05-31","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"Cell optimization for 500 V n-channel IGBTs\",\"authors\":\"V. Parthasarathy, K. So, Z. Shen, T. Chow\",\"doi\":\"10.1109/ISPSD.1994.583652\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The impact of cell design on the safe operating area (SOA) of n-channel IGBTs is assessed. It is shown that the atomic layer lattice (ALL) cell geometry is important for improving the latchup dominated SOA of 500 V n-channel IGBTs. Experimental results for the latchup performance of n-channel ALL cell IGBTs, presented for the first time, show that even at a temperature of 200/spl deg/C these devices do not latch at all but are instead current limited. The experimental measurements and tradeoffs for the different cell geometries have been found to corroborate the trends in the numerical simulations.\",\"PeriodicalId\":405897,\"journal\":{\"name\":\"Proceedings of the 6th International Symposium on Power Semiconductor Devices and Ics\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1994-05-31\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of the 6th International Symposium on Power Semiconductor Devices and Ics\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISPSD.1994.583652\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 6th International Symposium on Power Semiconductor Devices and Ics","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISPSD.1994.583652","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

摘要

评估了小区设计对n信道igbt安全工作区域(SOA)的影响。研究结果表明,原子层晶格(ALL)电池的几何形状对提高500v n通道igbt的闭锁主导SOA具有重要意义。首次提出的n通道全单元igbt锁存性能的实验结果表明,即使在200/spl度/C的温度下,这些器件也不会锁存,而是受到电流限制。实验测量和对不同细胞几何形状的权衡已经证实了数值模拟的趋势。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Cell optimization for 500 V n-channel IGBTs
The impact of cell design on the safe operating area (SOA) of n-channel IGBTs is assessed. It is shown that the atomic layer lattice (ALL) cell geometry is important for improving the latchup dominated SOA of 500 V n-channel IGBTs. Experimental results for the latchup performance of n-channel ALL cell IGBTs, presented for the first time, show that even at a temperature of 200/spl deg/C these devices do not latch at all but are instead current limited. The experimental measurements and tradeoffs for the different cell geometries have been found to corroborate the trends in the numerical simulations.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
High temperature performance of dielectrically isolated LDMOSFET: characterization, simulation and analysis Improving the gate oxide integrity of very high voltage MCT and IGBT devices by external gettering of metal impurities A trench-gate LIGBT structure and two LMCT structures in SOI substrates Advanced power module using GaAs semiconductors, metal matrix composite packaging material, and low inductance design Improvement of the breakdown voltage of GaAs-FETs using low-temperature-grown GaAs insulator
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1