高能注入GaAs衬底制备半绝缘/n/sup +/-结构

Han Dejun, K.T. Chan, Li Guohui, Wang Wen-xun, E. Zhu
{"title":"高能注入GaAs衬底制备半绝缘/n/sup +/-结构","authors":"Han Dejun, K.T. Chan, Li Guohui, Wang Wen-xun, E. Zhu","doi":"10.1109/HKEDM.1994.395130","DOIUrl":null,"url":null,"abstract":"A structure that consists of a semi-insulating layer over a buried n/sup +/ layer (SI/n/sup +/) has been obtained by MeV Si/sup +/ implantation into SI-GaAs substrates and subsequently tailored by a very low dose O/sup +/ implantation. This novel structure has been studied by measurements of current-voltage characteristics, electrochemical C-V profiling and Hall effects. The results indicate that this structure is suitable for the provision of isolation, the fabrication of active devices and internal interconnections.<<ETX>>","PeriodicalId":206109,"journal":{"name":"1994 IEEE Hong Kong Electron Devices Meeting","volume":"283 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1994-07-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A semi-insulating/n/sup +/-structure in GaAs substrates by high energy implantation\",\"authors\":\"Han Dejun, K.T. Chan, Li Guohui, Wang Wen-xun, E. Zhu\",\"doi\":\"10.1109/HKEDM.1994.395130\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A structure that consists of a semi-insulating layer over a buried n/sup +/ layer (SI/n/sup +/) has been obtained by MeV Si/sup +/ implantation into SI-GaAs substrates and subsequently tailored by a very low dose O/sup +/ implantation. This novel structure has been studied by measurements of current-voltage characteristics, electrochemical C-V profiling and Hall effects. The results indicate that this structure is suitable for the provision of isolation, the fabrication of active devices and internal interconnections.<<ETX>>\",\"PeriodicalId\":206109,\"journal\":{\"name\":\"1994 IEEE Hong Kong Electron Devices Meeting\",\"volume\":\"283 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1994-07-18\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"1994 IEEE Hong Kong Electron Devices Meeting\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/HKEDM.1994.395130\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"1994 IEEE Hong Kong Electron Devices Meeting","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/HKEDM.1994.395130","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

通过MeV SI/ sup +/注入到SI- gaas衬底中,然后通过极低剂量的O/sup +/注入,获得了由埋在n/sup +/层(SI/n/sup +/)上的半绝缘层组成的结构。通过测量电流-电压特性、电化学C-V谱和霍尔效应对这种新型结构进行了研究。结果表明,该结构适用于提供隔离,制造有源器件和内部互连。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A semi-insulating/n/sup +/-structure in GaAs substrates by high energy implantation
A structure that consists of a semi-insulating layer over a buried n/sup +/ layer (SI/n/sup +/) has been obtained by MeV Si/sup +/ implantation into SI-GaAs substrates and subsequently tailored by a very low dose O/sup +/ implantation. This novel structure has been studied by measurements of current-voltage characteristics, electrochemical C-V profiling and Hall effects. The results indicate that this structure is suitable for the provision of isolation, the fabrication of active devices and internal interconnections.<>
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A process scheme chosen for BiCMOS circuit Calculation of I-V curves of a GaAs MESFET with nonuniform channel doping by means of numerical integration Electrical performance and reliability of n-MOSFET's with gate dielectrics fabricated by different techniques Design and fabrication of micro-hotplate for thin film gas sensor A methodology for converting polygon based standard cell from bulk CMOS to SOI
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1