具有标准IEEE 1149.5模块测试和维护(MTM)总线接口的自检板

O. Haberl, T. Kropf
{"title":"具有标准IEEE 1149.5模块测试和维护(MTM)总线接口的自检板","authors":"O. Haberl, T. Kropf","doi":"10.1109/EDTC.1994.326874","DOIUrl":null,"url":null,"abstract":"In this paper we present the PMSC (Programmable Module Selftest Controller) chip, which realizes an intelligent module test and maintenance (MTM) bus interface for boards as specified in the IEEE 1149.5 standard. Using the standardized \"Reset Module with SBIT\" command the PMSC chip performs a complete self test of the whole board, which includes the test of all interconnects and all chips. We support chips with a self test capability as well as chips without self test since the PMSC chip allows on-line test pattern generation and test response evaluation.<<ETX>>","PeriodicalId":244297,"journal":{"name":"Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC","volume":"103 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1994-02-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"14","resultStr":"{\"title\":\"Self testable boards with standard IEEE 1149.5 module test and maintenance (MTM) bus interface\",\"authors\":\"O. Haberl, T. Kropf\",\"doi\":\"10.1109/EDTC.1994.326874\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper we present the PMSC (Programmable Module Selftest Controller) chip, which realizes an intelligent module test and maintenance (MTM) bus interface for boards as specified in the IEEE 1149.5 standard. Using the standardized \\\"Reset Module with SBIT\\\" command the PMSC chip performs a complete self test of the whole board, which includes the test of all interconnects and all chips. We support chips with a self test capability as well as chips without self test since the PMSC chip allows on-line test pattern generation and test response evaluation.<<ETX>>\",\"PeriodicalId\":244297,\"journal\":{\"name\":\"Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC\",\"volume\":\"103 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1994-02-28\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"14\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/EDTC.1994.326874\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EDTC.1994.326874","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 14

摘要

本文提出了PMSC(可编程模块自测控制器)芯片,该芯片实现了IEEE 1149.5标准中主板的智能模块测试与维护(MTM)总线接口。使用标准化的“Reset Module with SBIT”命令,PMSC芯片对整个板进行完整的自检,包括所有互连和所有芯片的测试。我们支持具有自检能力的芯片以及没有自检的芯片,因为PMSC芯片允许在线测试模式生成和测试响应评估。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Self testable boards with standard IEEE 1149.5 module test and maintenance (MTM) bus interface
In this paper we present the PMSC (Programmable Module Selftest Controller) chip, which realizes an intelligent module test and maintenance (MTM) bus interface for boards as specified in the IEEE 1149.5 standard. Using the standardized "Reset Module with SBIT" command the PMSC chip performs a complete self test of the whole board, which includes the test of all interconnects and all chips. We support chips with a self test capability as well as chips without self test since the PMSC chip allows on-line test pattern generation and test response evaluation.<>
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Application of simple genetic algorithms to sequential circuit test generation Efficient implementations of self-checking multiply and divide arrays A reduced-swing data transmission scheme for resistive bus lines in VLSIs Genesis: a behavioral synthesis system for hierarchical testability Nondeterministic finite-state machines and sequential don't cares
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1