电可变8192位n通道MOS PROM

R. Muller, H. Nietsch, B. Rossler, E. Wolter
{"title":"电可变8192位n通道MOS PROM","authors":"R. Muller, H. Nietsch, B. Rossler, E. Wolter","doi":"10.1109/ISSCC.1977.1155651","DOIUrl":null,"url":null,"abstract":"THERE HAS BEEN an increasing interest in recent years in an electrically erasable MOS PROM employing the excellent information retention of the floating gate principle’. Several proposals for N-channel EAROMs are known’ >3. This paper will describe an 8192-bit N-channel EAROM featuring: a ) single transistor cell, b) standard operating voltages and single high voltage pulse for programming and erasure, c), 24-pin package, d) input/output TTL compatible for read and programming, e ) static, no clock required, and fl low standby power.","PeriodicalId":416313,"journal":{"name":"1977 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","volume":"28 2 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Electrically alterable 8192 bit N-channel MOS PROM\",\"authors\":\"R. Muller, H. Nietsch, B. Rossler, E. Wolter\",\"doi\":\"10.1109/ISSCC.1977.1155651\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"THERE HAS BEEN an increasing interest in recent years in an electrically erasable MOS PROM employing the excellent information retention of the floating gate principle’. Several proposals for N-channel EAROMs are known’ >3. This paper will describe an 8192-bit N-channel EAROM featuring: a ) single transistor cell, b) standard operating voltages and single high voltage pulse for programming and erasure, c), 24-pin package, d) input/output TTL compatible for read and programming, e ) static, no clock required, and fl low standby power.\",\"PeriodicalId\":416313,\"journal\":{\"name\":\"1977 IEEE International Solid-State Circuits Conference. Digest of Technical Papers\",\"volume\":\"28 2 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1900-01-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"1977 IEEE International Solid-State Circuits Conference. Digest of Technical Papers\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISSCC.1977.1155651\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"1977 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCC.1977.1155651","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

近年来,人们对采用浮栅原理的优异信息保留的电可擦除MOS PROM越来越感兴趣。n通道earom的几种建议是已知的。本文将描述一个8192位n通道EAROM,其特点是:a)单晶体管单元,b)标准工作电压和用于编程和擦除的单高压脉冲,c), 24引脚封装,d)兼容读取和编程的输入/输出TTL, e)静态,不需要时钟,低待机功率。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Electrically alterable 8192 bit N-channel MOS PROM
THERE HAS BEEN an increasing interest in recent years in an electrically erasable MOS PROM employing the excellent information retention of the floating gate principle’. Several proposals for N-channel EAROMs are known’ >3. This paper will describe an 8192-bit N-channel EAROM featuring: a ) single transistor cell, b) standard operating voltages and single high voltage pulse for programming and erasure, c), 24-pin package, d) input/output TTL compatible for read and programming, e ) static, no clock required, and fl low standby power.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
The pretuned module: An integrated millimeter wave oscillator A selection system for MNOS capacitor memories A 32 x 9 ECL dual address register using an interleaving cell technique A 16-bit monolithic I3L processor 4-GHz frequency division with GaAs MESFET ICs
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1