固定温度系数带隙基准的设计

T. Zhao, Dacheng Zhang
{"title":"固定温度系数带隙基准的设计","authors":"T. Zhao, Dacheng Zhang","doi":"10.1109/EDSSC.2005.1635257","DOIUrl":null,"url":null,"abstract":"Since the sensitivity of a piezoresistive device has a large negative temperature coefficient, the device output decreases with the increase of the temperature. It is necessary to design a voltage reference which has the same temperature coefficient with the sensitivity of piezoresistive device to inhabit the temperature drift. The temperature coefficient of the designed voltage reference is calculated to be -2200ppm/°C and the output voltage is 1.5874v in room temperature, which can satisfy with the compensation requirements of the piezeresistive device.","PeriodicalId":429314,"journal":{"name":"2005 IEEE Conference on Electron Devices and Solid-State Circuits","volume":"101 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2005-12-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Design of Fixed Temperature Coefficient Bandgap Reference\",\"authors\":\"T. Zhao, Dacheng Zhang\",\"doi\":\"10.1109/EDSSC.2005.1635257\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Since the sensitivity of a piezoresistive device has a large negative temperature coefficient, the device output decreases with the increase of the temperature. It is necessary to design a voltage reference which has the same temperature coefficient with the sensitivity of piezoresistive device to inhabit the temperature drift. The temperature coefficient of the designed voltage reference is calculated to be -2200ppm/°C and the output voltage is 1.5874v in room temperature, which can satisfy with the compensation requirements of the piezeresistive device.\",\"PeriodicalId\":429314,\"journal\":{\"name\":\"2005 IEEE Conference on Electron Devices and Solid-State Circuits\",\"volume\":\"101 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2005-12-19\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2005 IEEE Conference on Electron Devices and Solid-State Circuits\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/EDSSC.2005.1635257\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2005 IEEE Conference on Electron Devices and Solid-State Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EDSSC.2005.1635257","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

由于压阻器件的灵敏度具有较大的负温度系数,器件输出随温度的升高而减小。有必要设计一个与压阻器件的灵敏度具有相同温度系数的基准电压来抑制温度漂移。计算出设计电压基准的温度系数为-2200ppm/℃,室温下输出电压为1.5874v,可以满足压阻器件的补偿要求。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Design of Fixed Temperature Coefficient Bandgap Reference
Since the sensitivity of a piezoresistive device has a large negative temperature coefficient, the device output decreases with the increase of the temperature. It is necessary to design a voltage reference which has the same temperature coefficient with the sensitivity of piezoresistive device to inhabit the temperature drift. The temperature coefficient of the designed voltage reference is calculated to be -2200ppm/°C and the output voltage is 1.5874v in room temperature, which can satisfy with the compensation requirements of the piezeresistive device.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Low-voltage embedded RAMs in the nanometer era Design of a Fully Differential Gain-Boosted Folded-Cascode Op Amp with Settling Performance Optimization Technology Platform Based On Comprehensive Device Modeling For RF SoC Design A Simple Model for Channel Noise of Deep Submicron MOSFETs A Low Power CMOS Full-Band UWB Power Amplifier Using Wideband RLC Matching Method
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1