用于探针存储应用的悬臂/尖端系统的cmos兼容制造新方法

G. M. Lazzerini, S. Surdo, G. Barillaro
{"title":"用于探针存储应用的悬臂/尖端系统的cmos兼容制造新方法","authors":"G. M. Lazzerini, S. Surdo, G. Barillaro","doi":"10.1109/RME.2009.5201353","DOIUrl":null,"url":null,"abstract":"In this work an original approach for the fabrication of the mechanical part of the Millipede, a MEMS-based scanning-probe data storage system, is reported. It allows the integration of both mechanical and electronic parts on the same wafer, by using CMOS-compatible processes. The proposed approach is based on the selective etching of p-type silicon, used as a sacrificial layer, with respect to n-type silicon, which is exploited as structural material (selective p-to-n electropolishing). Experimental results on chips fabricated by using the BCD6 process of STMicroelectronics demonstrate the feasibility of using this approach for the fabrication of freestanding n-type silicon cantilevers by selective etching of the ptype substrates.","PeriodicalId":245992,"journal":{"name":"2009 Ph.D. Research in Microelectronics and Electronics","volume":"2015 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2009-07-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A new approach for CMOS-compatible fabrication of cantilever/tip systems for probe-storage applications\",\"authors\":\"G. M. Lazzerini, S. Surdo, G. Barillaro\",\"doi\":\"10.1109/RME.2009.5201353\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this work an original approach for the fabrication of the mechanical part of the Millipede, a MEMS-based scanning-probe data storage system, is reported. It allows the integration of both mechanical and electronic parts on the same wafer, by using CMOS-compatible processes. The proposed approach is based on the selective etching of p-type silicon, used as a sacrificial layer, with respect to n-type silicon, which is exploited as structural material (selective p-to-n electropolishing). Experimental results on chips fabricated by using the BCD6 process of STMicroelectronics demonstrate the feasibility of using this approach for the fabrication of freestanding n-type silicon cantilevers by selective etching of the ptype substrates.\",\"PeriodicalId\":245992,\"journal\":{\"name\":\"2009 Ph.D. Research in Microelectronics and Electronics\",\"volume\":\"2015 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2009-07-12\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2009 Ph.D. Research in Microelectronics and Electronics\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/RME.2009.5201353\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2009 Ph.D. Research in Microelectronics and Electronics","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RME.2009.5201353","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

在这项工作中,报告了一种制造Millipede机械部分的原始方法,一种基于mems的扫描探针数据存储系统。通过使用cmos兼容工艺,它允许在同一晶圆上集成机械和电子部件。所提出的方法是基于作为牺牲层的p型硅的选择性蚀刻,相对于作为结构材料的n型硅(选择性p-to-n电抛光)。采用意法半导体(STMicroelectronics)的BCD6工艺制作的芯片的实验结果表明,通过对ptype衬底的选择性蚀刻,采用该方法制作独立的n型硅悬臂梁是可行的。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A new approach for CMOS-compatible fabrication of cantilever/tip systems for probe-storage applications
In this work an original approach for the fabrication of the mechanical part of the Millipede, a MEMS-based scanning-probe data storage system, is reported. It allows the integration of both mechanical and electronic parts on the same wafer, by using CMOS-compatible processes. The proposed approach is based on the selective etching of p-type silicon, used as a sacrificial layer, with respect to n-type silicon, which is exploited as structural material (selective p-to-n electropolishing). Experimental results on chips fabricated by using the BCD6 process of STMicroelectronics demonstrate the feasibility of using this approach for the fabrication of freestanding n-type silicon cantilevers by selective etching of the ptype substrates.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Instrumentation with attoFarad resolution for electrochemical impedance measurements on molecular biosensors Novel designs of recursive discrete-time sinusoidal oscillators Reduction of up-converted flicker noise in differential LC-VCO designed in 32nm CMOS technology Read range limitation in IF-based far-field RFID using ASK backscatter modulation The effect of redundancy on mismatch-induced offset and random noise in a dynamic comparator
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1