用于δ σ ADC数字滤波器的通用串行处理器

Xin Cai, M. Brooke
{"title":"用于δ σ ADC数字滤波器的通用串行处理器","authors":"Xin Cai, M. Brooke","doi":"10.1109/MWSCAS.2007.4488794","DOIUrl":null,"url":null,"abstract":"Due to the single binary bitstream output nature of delta-sigma analog-to-digital converters, a compact serial processor that can perform general purpose computation as well as signal processing for the delta-sigma converter is proposed. The advantages of the architecture are its low area consumption and program flexibility, and suitable for silicon microsensor system-on-a-chip applications. The processor achieves small size partly through use of low cost serial off-chip memory circuits for all non-register storage. In this paper we present the design, performance specifications, and IC layout for such a processor.","PeriodicalId":256061,"journal":{"name":"2007 50th Midwest Symposium on Circuits and Systems","volume":"35 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"General purpose serial processor for delta sigma ADC digital filter\",\"authors\":\"Xin Cai, M. Brooke\",\"doi\":\"10.1109/MWSCAS.2007.4488794\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Due to the single binary bitstream output nature of delta-sigma analog-to-digital converters, a compact serial processor that can perform general purpose computation as well as signal processing for the delta-sigma converter is proposed. The advantages of the architecture are its low area consumption and program flexibility, and suitable for silicon microsensor system-on-a-chip applications. The processor achieves small size partly through use of low cost serial off-chip memory circuits for all non-register storage. In this paper we present the design, performance specifications, and IC layout for such a processor.\",\"PeriodicalId\":256061,\"journal\":{\"name\":\"2007 50th Midwest Symposium on Circuits and Systems\",\"volume\":\"35 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2007-08-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2007 50th Midwest Symposium on Circuits and Systems\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/MWSCAS.2007.4488794\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2007 50th Midwest Symposium on Circuits and Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MWSCAS.2007.4488794","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

由于δ - σ模数转换器的单二进制比特流输出特性,提出了一种紧凑的串行处理器,可以执行通用计算以及δ - σ转换器的信号处理。该架构的优点是面积消耗小,程序灵活,适合硅微传感器片上系统应用。该处理器的小尺寸部分是通过使用低成本的串行片外存储电路来实现的。本文介绍了该处理器的设计、性能指标和集成电路布局。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
General purpose serial processor for delta sigma ADC digital filter
Due to the single binary bitstream output nature of delta-sigma analog-to-digital converters, a compact serial processor that can perform general purpose computation as well as signal processing for the delta-sigma converter is proposed. The advantages of the architecture are its low area consumption and program flexibility, and suitable for silicon microsensor system-on-a-chip applications. The processor achieves small size partly through use of low cost serial off-chip memory circuits for all non-register storage. In this paper we present the design, performance specifications, and IC layout for such a processor.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Image coding based on regular cosine-modulated filter banks Low power interference-robust UWB Low Noise Amplifier in 0.18-μm CMOS technology Constraint-based verification of delta-sigma modulators using interval analysis Efficient simulation of jitter tolerance for all-digital data recovery circuits On the theoretical limits of noise-gain-mismatch tradeoff in the design of multi-stage cascaded transistor amplifiers
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1