可逆电路外观故障的检测与定位

Bappaditya Mondal, Chandan Bandyopadhyay, H. Rahaman
{"title":"可逆电路外观故障的检测与定位","authors":"Bappaditya Mondal, Chandan Bandyopadhyay, H. Rahaman","doi":"10.1109/ISED.2017.8303946","DOIUrl":null,"url":null,"abstract":"This work presents a testing scheme for detection of two new type of faults (gate appearance and control appearance fault) in reversible circuit. The testing scheme not only efficiently detects the specified faults with minimum number of test vectors but localizes it simultaneously. Our developed approach only requires a single test vector to detect gate appearance fault while to find control appearance fault it needs n test vectors, where n is the number of input lines present in the circuit. The proposed technique can also work for very large circuits as well. In way to verify logical correctness of our developed technique, we have successfully tested different types of benchmark circuits over our proposed algorithms and obtained results are given at the end of this work.","PeriodicalId":147019,"journal":{"name":"2017 7th International Symposium on Embedded Computing and System Design (ISED)","volume":"41 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Detection and localization of appearance faults in reversible circuits\",\"authors\":\"Bappaditya Mondal, Chandan Bandyopadhyay, H. Rahaman\",\"doi\":\"10.1109/ISED.2017.8303946\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This work presents a testing scheme for detection of two new type of faults (gate appearance and control appearance fault) in reversible circuit. The testing scheme not only efficiently detects the specified faults with minimum number of test vectors but localizes it simultaneously. Our developed approach only requires a single test vector to detect gate appearance fault while to find control appearance fault it needs n test vectors, where n is the number of input lines present in the circuit. The proposed technique can also work for very large circuits as well. In way to verify logical correctness of our developed technique, we have successfully tested different types of benchmark circuits over our proposed algorithms and obtained results are given at the end of this work.\",\"PeriodicalId\":147019,\"journal\":{\"name\":\"2017 7th International Symposium on Embedded Computing and System Design (ISED)\",\"volume\":\"41 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2017-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2017 7th International Symposium on Embedded Computing and System Design (ISED)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISED.2017.8303946\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 7th International Symposium on Embedded Computing and System Design (ISED)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISED.2017.8303946","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

本文提出了一种检测可逆电路中两种新型故障(门状故障和控制状故障)的测试方案。该测试方案既能以最少的测试向量有效地检测出指定的故障,又能同时对故障进行定位。我们开发的方法只需要一个测试向量来检测门外观故障,而发现控制外观故障则需要n个测试向量,其中n是电路中存在的输入线的数量。所提出的技术也可以适用于非常大的电路。为了验证我们开发的技术的逻辑正确性,我们已经成功地在我们提出的算法上测试了不同类型的基准电路,并在这项工作的最后给出了结果。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Detection and localization of appearance faults in reversible circuits
This work presents a testing scheme for detection of two new type of faults (gate appearance and control appearance fault) in reversible circuit. The testing scheme not only efficiently detects the specified faults with minimum number of test vectors but localizes it simultaneously. Our developed approach only requires a single test vector to detect gate appearance fault while to find control appearance fault it needs n test vectors, where n is the number of input lines present in the circuit. The proposed technique can also work for very large circuits as well. In way to verify logical correctness of our developed technique, we have successfully tested different types of benchmark circuits over our proposed algorithms and obtained results are given at the end of this work.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
OTORNoC: Optical tree of rings network on chip for 1000 core systems A new memory scheduling policy for real time systems All optical design of cost efficient multiplier circuit using terahertz optical asymmetric demultiplexer Application of variational mode decomposition and ABC optimized DAG-SVM in arrhythmia analysis An empirical study on performance of branch predictors with varying storage budgets
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1