iii - v -半导体-绝缘体misfet在硅与埋埋SiO2和Al2O3层的直接晶圆键合

M. Yokoyama, T. Yasuda, H. Takagi, Y. Urabe, H. Ishii, N. Miyata, H. Yamada, N. Fukuhara, M. Hata, M. Sugiyama, Y. Nakano, M. Takenaka, S. Takagi
{"title":"iii - v -半导体-绝缘体misfet在硅与埋埋SiO2和Al2O3层的直接晶圆键合","authors":"M. Yokoyama, T. Yasuda, H. Takagi, Y. Urabe, H. Ishii, N. Miyata, H. Yamada, N. Fukuhara, M. Hata, M. Sugiyama, Y. Nakano, M. Takenaka, S. Takagi","doi":"10.1109/ICIPRM.2010.5516261","DOIUrl":null,"url":null,"abstract":"We have developed III-V-OI MISFETs on Si with buried SiO<inf>2</inf> and Al<inf>2</inf>O<inf>3</inf> layers fabricated by low damage and low temperature direct wafer bonding processes. The III-V-OI MISFETs with both buried SiO<inf>2</inf> and Al<inf>2</inf>O<inf>3</inf> layers have demonstrated the high electron mobility of 1200 cm<sup>2</sup>/Vs. In addition, we found that the buried Al<inf>2</inf>O<inf>3</inf> layers can improve the interface condition between III-V and the buried oxide layers, leading to the higher electron mobility of III-V-OI MISFETs even in the high electric field than that of Si MOSFETs. These high performance transistors will open up the way to the future high performance logic LSI systems.","PeriodicalId":197102,"journal":{"name":"2010 22nd International Conference on Indium Phosphide and Related Materials (IPRM)","volume":"80 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-07-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"III-V-semiconductor-on-insulator MISFETs on Si with buried SiO2 and Al2O3 layers by direct wafer bonding\",\"authors\":\"M. Yokoyama, T. Yasuda, H. Takagi, Y. Urabe, H. Ishii, N. Miyata, H. Yamada, N. Fukuhara, M. Hata, M. Sugiyama, Y. Nakano, M. Takenaka, S. Takagi\",\"doi\":\"10.1109/ICIPRM.2010.5516261\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We have developed III-V-OI MISFETs on Si with buried SiO<inf>2</inf> and Al<inf>2</inf>O<inf>3</inf> layers fabricated by low damage and low temperature direct wafer bonding processes. The III-V-OI MISFETs with both buried SiO<inf>2</inf> and Al<inf>2</inf>O<inf>3</inf> layers have demonstrated the high electron mobility of 1200 cm<sup>2</sup>/Vs. In addition, we found that the buried Al<inf>2</inf>O<inf>3</inf> layers can improve the interface condition between III-V and the buried oxide layers, leading to the higher electron mobility of III-V-OI MISFETs even in the high electric field than that of Si MOSFETs. These high performance transistors will open up the way to the future high performance logic LSI systems.\",\"PeriodicalId\":197102,\"journal\":{\"name\":\"2010 22nd International Conference on Indium Phosphide and Related Materials (IPRM)\",\"volume\":\"80 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2010-07-23\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2010 22nd International Conference on Indium Phosphide and Related Materials (IPRM)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICIPRM.2010.5516261\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 22nd International Conference on Indium Phosphide and Related Materials (IPRM)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICIPRM.2010.5516261","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

通过低损伤和低温直接晶圆键合工艺,我们开发了埋置SiO2和Al2O3层的Si - v - oi型misfet。埋埋SiO2和Al2O3层的III-V-OI型misfet显示出1200 cm2/Vs的高电子迁移率。此外,我们发现埋置Al2O3层可以改善III-V和埋置氧化层之间的界面条件,导致III-V- oi misfet在高电场下的电子迁移率高于Si mosfet。这些高性能晶体管将为未来的高性能逻辑大规模集成电路系统开辟道路。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
III-V-semiconductor-on-insulator MISFETs on Si with buried SiO2 and Al2O3 layers by direct wafer bonding
We have developed III-V-OI MISFETs on Si with buried SiO2 and Al2O3 layers fabricated by low damage and low temperature direct wafer bonding processes. The III-V-OI MISFETs with both buried SiO2 and Al2O3 layers have demonstrated the high electron mobility of 1200 cm2/Vs. In addition, we found that the buried Al2O3 layers can improve the interface condition between III-V and the buried oxide layers, leading to the higher electron mobility of III-V-OI MISFETs even in the high electric field than that of Si MOSFETs. These high performance transistors will open up the way to the future high performance logic LSI systems.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Optical characterization of InGaAsP/InAlAsP multiple quantum wells grown by MBE for 1 μm wavelength region Synthesis of cubic-GaN nanoparticles using the Na flux method: A novel use for the ultra-high pressure apparatus Thermal performance of 1.55μm InGaAlAs quantum well buried heterostructure lasers Low driving voltage spatial light modulator fabricated by ultrahigh-purity GaAs Investigation of bonding strength and photoluminescence properties of InP/Si surface activated bonding
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1