一种可编程模拟多路复用器阵列的进化模拟电路设计

C. C. Santini, Jose F. M. Amaral, M. Pacheco, M. Vellasco, M. H. Szwarcman
{"title":"一种可编程模拟多路复用器阵列的进化模拟电路设计","authors":"C. C. Santini, Jose F. M. Amaral, M. Pacheco, M. Vellasco, M. H. Szwarcman","doi":"10.1109/FPT.2002.1188681","DOIUrl":null,"url":null,"abstract":"This work discusses an Evolvable Hardware (EHW) platform for the synthesis of analog electronic circuits. The EHW analog platform, named PAMA (Programmable Analog Multiplexer Array), is a reconfigurable platform that consists of integrated circuits whose internal connections can be programmed by Evolutionary Computation techniques, such as Genetic Algorithms, to synthesize circuits. The PAMA is classified as Field Programmable Analog Array (FPAA). FPAAs have just recently appeared, and most projects are being carried out in universities and research centers. They constitute the state of the art in the technology of reconfigurable platforms. These devices will become the building blocks of a forthcoming class of hardware, with the important features of self-adaptation and self-repairing, through automatic reconfiguration. The PAMA platform architectural details, concepts and characteristics are discussed. Three case studies, with promising results, are described: an operational amplifier, a logarithmic amplifier and a membership function circuit of a fuzzy logic controller.","PeriodicalId":355740,"journal":{"name":"2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings.","volume":"10 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2002-12-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":"{\"title\":\"Evolutionary analog circuit design on a programmable analog multiplexer array\",\"authors\":\"C. C. Santini, Jose F. M. Amaral, M. Pacheco, M. Vellasco, M. H. Szwarcman\",\"doi\":\"10.1109/FPT.2002.1188681\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This work discusses an Evolvable Hardware (EHW) platform for the synthesis of analog electronic circuits. The EHW analog platform, named PAMA (Programmable Analog Multiplexer Array), is a reconfigurable platform that consists of integrated circuits whose internal connections can be programmed by Evolutionary Computation techniques, such as Genetic Algorithms, to synthesize circuits. The PAMA is classified as Field Programmable Analog Array (FPAA). FPAAs have just recently appeared, and most projects are being carried out in universities and research centers. They constitute the state of the art in the technology of reconfigurable platforms. These devices will become the building blocks of a forthcoming class of hardware, with the important features of self-adaptation and self-repairing, through automatic reconfiguration. The PAMA platform architectural details, concepts and characteristics are discussed. Three case studies, with promising results, are described: an operational amplifier, a logarithmic amplifier and a membership function circuit of a fuzzy logic controller.\",\"PeriodicalId\":355740,\"journal\":{\"name\":\"2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings.\",\"volume\":\"10 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2002-12-16\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"8\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/FPT.2002.1188681\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/FPT.2002.1188681","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 8

摘要

本文讨论了一种用于模拟电路合成的可进化硬件(EHW)平台。EHW模拟平台名为PAMA(可编程模拟多路复用阵列),是一个可重构平台,由集成电路组成,其内部连接可以通过进化计算技术(如遗传算法)编程来合成电路。PAMA被归类为现场可编程模拟阵列(FPAA)。FPAAs是最近才出现的,大多数项目都是在大学和研究中心进行的。它们构成了可重构平台技术的最新状态。这些设备将成为即将到来的硬件的基石,通过自动重新配置,具有自适应和自我修复的重要特征。讨论了PAMA平台的体系结构细节、概念和特点。本文介绍了运算放大器、对数放大器和模糊逻辑控制器的隶属函数电路三个实例,并取得了良好的结果。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Evolutionary analog circuit design on a programmable analog multiplexer array
This work discusses an Evolvable Hardware (EHW) platform for the synthesis of analog electronic circuits. The EHW analog platform, named PAMA (Programmable Analog Multiplexer Array), is a reconfigurable platform that consists of integrated circuits whose internal connections can be programmed by Evolutionary Computation techniques, such as Genetic Algorithms, to synthesize circuits. The PAMA is classified as Field Programmable Analog Array (FPAA). FPAAs have just recently appeared, and most projects are being carried out in universities and research centers. They constitute the state of the art in the technology of reconfigurable platforms. These devices will become the building blocks of a forthcoming class of hardware, with the important features of self-adaptation and self-repairing, through automatic reconfiguration. The PAMA platform architectural details, concepts and characteristics are discussed. Three case studies, with promising results, are described: an operational amplifier, a logarithmic amplifier and a membership function circuit of a fuzzy logic controller.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Evolution-based automated reconfiguration of field programmable analog devices Clustered programmable-reconfigurable processors Design and implementation of a novel architecture for symmetric FIR filters with boundary handling on Xilinx Virtex FPGAs Serial-parallel tradeoff analysis of all-pairs shortest path algorithms in reconfigurable computing A co-simulation study of adaptive EPIC computing
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1