Dejian Li;Xi Feng;Chongfei Shen;Qi Chen;Lixin Yang;Sihai Qiu;Xin Jin;Meng Liu
{"title":"基于矢量的VSLAM系统高效跟踪专用处理器体系结构","authors":"Dejian Li;Xi Feng;Chongfei Shen;Qi Chen;Lixin Yang;Sihai Qiu;Xin Jin;Meng Liu","doi":"10.1109/LES.2023.3298900","DOIUrl":null,"url":null,"abstract":"This letter introduces a dedicated processor architecture, called MEGACORE, which leverages vector technology to enhance tracking performance in visual simultaneous localization and mapping (VSLAM) systems. By harnessing the inherent parallelism of vector processing and incorporating a floating point unit (FPU), MEGACORE achieves significant acceleration in the tracking task of VSLAM. Through careful optimizations, we achieved notable improvements compared to the baseline design. Our optimizations resulted in a 14.9% reduction in the area parameter and a 4.4% reduction in power consumption. Furthermore, by conducting application benchmarks, we determined that the average speedup ratio across all stages of the tracking process is 3.25. These findings highlight the effectiveness of MEGACORE in improving the efficiency and performance of VSLAM systems, making it a promising solution for real-world implementations in embedded systems.","PeriodicalId":56143,"journal":{"name":"IEEE Embedded Systems Letters","volume":"15 4","pages":"182-185"},"PeriodicalIF":1.7000,"publicationDate":"2023-09-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Vector-Based Dedicated Processor Architecture for Efficient Tracking in VSLAM Systems\",\"authors\":\"Dejian Li;Xi Feng;Chongfei Shen;Qi Chen;Lixin Yang;Sihai Qiu;Xin Jin;Meng Liu\",\"doi\":\"10.1109/LES.2023.3298900\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This letter introduces a dedicated processor architecture, called MEGACORE, which leverages vector technology to enhance tracking performance in visual simultaneous localization and mapping (VSLAM) systems. By harnessing the inherent parallelism of vector processing and incorporating a floating point unit (FPU), MEGACORE achieves significant acceleration in the tracking task of VSLAM. Through careful optimizations, we achieved notable improvements compared to the baseline design. Our optimizations resulted in a 14.9% reduction in the area parameter and a 4.4% reduction in power consumption. Furthermore, by conducting application benchmarks, we determined that the average speedup ratio across all stages of the tracking process is 3.25. These findings highlight the effectiveness of MEGACORE in improving the efficiency and performance of VSLAM systems, making it a promising solution for real-world implementations in embedded systems.\",\"PeriodicalId\":56143,\"journal\":{\"name\":\"IEEE Embedded Systems Letters\",\"volume\":\"15 4\",\"pages\":\"182-185\"},\"PeriodicalIF\":1.7000,\"publicationDate\":\"2023-09-25\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE Embedded Systems Letters\",\"FirstCategoryId\":\"94\",\"ListUrlMain\":\"https://ieeexplore.ieee.org/document/10262028/\",\"RegionNum\":4,\"RegionCategory\":\"计算机科学\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q3\",\"JCRName\":\"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Embedded Systems Letters","FirstCategoryId":"94","ListUrlMain":"https://ieeexplore.ieee.org/document/10262028/","RegionNum":4,"RegionCategory":"计算机科学","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE","Score":null,"Total":0}
Vector-Based Dedicated Processor Architecture for Efficient Tracking in VSLAM Systems
This letter introduces a dedicated processor architecture, called MEGACORE, which leverages vector technology to enhance tracking performance in visual simultaneous localization and mapping (VSLAM) systems. By harnessing the inherent parallelism of vector processing and incorporating a floating point unit (FPU), MEGACORE achieves significant acceleration in the tracking task of VSLAM. Through careful optimizations, we achieved notable improvements compared to the baseline design. Our optimizations resulted in a 14.9% reduction in the area parameter and a 4.4% reduction in power consumption. Furthermore, by conducting application benchmarks, we determined that the average speedup ratio across all stages of the tracking process is 3.25. These findings highlight the effectiveness of MEGACORE in improving the efficiency and performance of VSLAM systems, making it a promising solution for real-world implementations in embedded systems.
期刊介绍:
The IEEE Embedded Systems Letters (ESL), provides a forum for rapid dissemination of latest technical advances in embedded systems and related areas in embedded software. The emphasis is on models, methods, and tools that ensure secure, correct, efficient and robust design of embedded systems and their applications.