揭示负电容 FinFET 的可靠性与不同 HfO2-ferroelectric 掺杂物的对抗

IF 1.4 4区 物理与天体物理 Q3 ENGINEERING, ELECTRICAL & ELECTRONIC Solid-state Electronics Pub Date : 2024-03-07 DOI:10.1016/j.sse.2024.108896
Rajeewa Kumar Jaisawal , Sunil Rathore , P.N. Kondekar , Navjeet Bagga
{"title":"揭示负电容 FinFET 的可靠性与不同 HfO2-ferroelectric 掺杂物的对抗","authors":"Rajeewa Kumar Jaisawal ,&nbsp;Sunil Rathore ,&nbsp;P.N. Kondekar ,&nbsp;Navjeet Bagga","doi":"10.1016/j.sse.2024.108896","DOIUrl":null,"url":null,"abstract":"<div><p>The CMOS compatibility of Negative Capacitance (NC) FETs has been enhanced tremendously after introducing a thin film-doped HfO<sub>2</sub> as a ferroelectric (FE) layer. For a given FE layer, the NC property is governed by specific HfO<sub>2</sub> dopants (e.g., La, Zr, Al, Sr, Gd, Y, and Si). Thus, the TCAD simulation considerably depends on the dopant-specific Landau parameters (<span><math><mrow><msub><mi>α</mi><mi>x</mi></msub><mo>,</mo><msub><mi>β</mi><mi>x</mi></msub><mo>,</mo><msub><mi>γ</mi><mi>x</mi></msub><mo>,</mo><msub><mi>ρ</mi><mi>x</mi></msub><mo>,</mo><msub><mi>g</mi><mi>x</mi></msub></mrow></math></span>), and its solidity needs proper attention. Further, the <em>reliability</em> of the NC devices is severely affected by process variations, i.e., interface trap charges, work function variation, random dopant fluctuation, and ambient temperature (external), which modulates the device threshold voltage (V<sub>th</sub>); in turn, the device aging. In this paper, using well-calibrated TCAD models, we investigated reliability for the different dopant-specific NC-FinFET, in terms of V<sub>th</sub>, ON current (I<sub>ON</sub>), and OFF current (I<sub>OFF</sub>) modulation induced by: (<em>i</em>) the interface trap variability (ITV) considering the different trap concentration and energy location; (<em>ii</em>) the work function variability (WFV) considering different metal grain sizes (G<sub>r</sub>); (<em>iii</em>) the random dopant fluctuations (RDF); and (iv) the ambient temperature. In this way, the device aging is calculated by inspecting V<sub>th</sub> shift by <span><math><mrow><mo>±</mo><mn>50</mn><mi>m</mi><mi>V</mi></mrow></math></span>. These investigations pave the path for realizing a reliable NC-FinFET design.</p></div>","PeriodicalId":21909,"journal":{"name":"Solid-state Electronics","volume":"215 ","pages":"Article 108896"},"PeriodicalIF":1.4000,"publicationDate":"2024-03-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Unveiling the reliability of negative capacitance FinFET with confrontation of different HfO2-ferroelectric dopants\",\"authors\":\"Rajeewa Kumar Jaisawal ,&nbsp;Sunil Rathore ,&nbsp;P.N. Kondekar ,&nbsp;Navjeet Bagga\",\"doi\":\"10.1016/j.sse.2024.108896\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"<div><p>The CMOS compatibility of Negative Capacitance (NC) FETs has been enhanced tremendously after introducing a thin film-doped HfO<sub>2</sub> as a ferroelectric (FE) layer. For a given FE layer, the NC property is governed by specific HfO<sub>2</sub> dopants (e.g., La, Zr, Al, Sr, Gd, Y, and Si). Thus, the TCAD simulation considerably depends on the dopant-specific Landau parameters (<span><math><mrow><msub><mi>α</mi><mi>x</mi></msub><mo>,</mo><msub><mi>β</mi><mi>x</mi></msub><mo>,</mo><msub><mi>γ</mi><mi>x</mi></msub><mo>,</mo><msub><mi>ρ</mi><mi>x</mi></msub><mo>,</mo><msub><mi>g</mi><mi>x</mi></msub></mrow></math></span>), and its solidity needs proper attention. Further, the <em>reliability</em> of the NC devices is severely affected by process variations, i.e., interface trap charges, work function variation, random dopant fluctuation, and ambient temperature (external), which modulates the device threshold voltage (V<sub>th</sub>); in turn, the device aging. In this paper, using well-calibrated TCAD models, we investigated reliability for the different dopant-specific NC-FinFET, in terms of V<sub>th</sub>, ON current (I<sub>ON</sub>), and OFF current (I<sub>OFF</sub>) modulation induced by: (<em>i</em>) the interface trap variability (ITV) considering the different trap concentration and energy location; (<em>ii</em>) the work function variability (WFV) considering different metal grain sizes (G<sub>r</sub>); (<em>iii</em>) the random dopant fluctuations (RDF); and (iv) the ambient temperature. In this way, the device aging is calculated by inspecting V<sub>th</sub> shift by <span><math><mrow><mo>±</mo><mn>50</mn><mi>m</mi><mi>V</mi></mrow></math></span>. These investigations pave the path for realizing a reliable NC-FinFET design.</p></div>\",\"PeriodicalId\":21909,\"journal\":{\"name\":\"Solid-state Electronics\",\"volume\":\"215 \",\"pages\":\"Article 108896\"},\"PeriodicalIF\":1.4000,\"publicationDate\":\"2024-03-07\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Solid-state Electronics\",\"FirstCategoryId\":\"101\",\"ListUrlMain\":\"https://www.sciencedirect.com/science/article/pii/S0038110124000455\",\"RegionNum\":4,\"RegionCategory\":\"物理与天体物理\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q3\",\"JCRName\":\"ENGINEERING, ELECTRICAL & ELECTRONIC\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Solid-state Electronics","FirstCategoryId":"101","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/S0038110124000455","RegionNum":4,"RegionCategory":"物理与天体物理","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

摘要

在引入薄膜掺杂 HfO2 作为铁电(FE)层后,负电容(NC)场效应晶体管的 CMOS 兼容性得到了极大的提高。对于给定的铁电层,NC 特性受特定 HfO2 掺杂剂(如 La、Zr、Al、Sr、Gd、Y 和 Si)的影响。因此,TCAD 模拟在很大程度上取决于特定掺杂剂的朗道参数(αx,βx,γx,ρx,gx),其稳固性需要适当关注。此外,数控器件的可靠性受到工艺变化的严重影响,即界面阱电荷、功函数变化、随机掺杂波动和环境温度(外部),这些变化会调节器件阈值电压(Vth),进而影响器件老化。在本文中,我们利用校准良好的 TCAD 模型,从 Vth、导通电流 (ION) 和关断电流 (IOFF) 调制的角度,研究了不同掺杂剂的 NC-FinFET 的可靠性:(i) 考虑到不同阱浓度和能量位置的界面阱变异性 (ITV);(ii) 考虑到不同金属晶粒尺寸 (Gr) 的功函数变异性 (WFV);(iii) 随机掺杂波动 (RDF);以及 (iv) 环境温度。这样,通过检测 ±50mV 的 Vth 值偏移,就能计算出器件的老化程度。这些研究为实现可靠的 NC-FinFET 设计铺平了道路。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Unveiling the reliability of negative capacitance FinFET with confrontation of different HfO2-ferroelectric dopants

The CMOS compatibility of Negative Capacitance (NC) FETs has been enhanced tremendously after introducing a thin film-doped HfO2 as a ferroelectric (FE) layer. For a given FE layer, the NC property is governed by specific HfO2 dopants (e.g., La, Zr, Al, Sr, Gd, Y, and Si). Thus, the TCAD simulation considerably depends on the dopant-specific Landau parameters (αx,βx,γx,ρx,gx), and its solidity needs proper attention. Further, the reliability of the NC devices is severely affected by process variations, i.e., interface trap charges, work function variation, random dopant fluctuation, and ambient temperature (external), which modulates the device threshold voltage (Vth); in turn, the device aging. In this paper, using well-calibrated TCAD models, we investigated reliability for the different dopant-specific NC-FinFET, in terms of Vth, ON current (ION), and OFF current (IOFF) modulation induced by: (i) the interface trap variability (ITV) considering the different trap concentration and energy location; (ii) the work function variability (WFV) considering different metal grain sizes (Gr); (iii) the random dopant fluctuations (RDF); and (iv) the ambient temperature. In this way, the device aging is calculated by inspecting Vth shift by ±50mV. These investigations pave the path for realizing a reliable NC-FinFET design.

求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
Solid-state Electronics
Solid-state Electronics 物理-工程:电子与电气
CiteScore
3.00
自引率
5.90%
发文量
212
审稿时长
3 months
期刊介绍: It is the aim of this journal to bring together in one publication outstanding papers reporting new and original work in the following areas: (1) applications of solid-state physics and technology to electronics and optoelectronics, including theory and device design; (2) optical, electrical, morphological characterization techniques and parameter extraction of devices; (3) fabrication of semiconductor devices, and also device-related materials growth, measurement and evaluation; (4) the physics and modeling of submicron and nanoscale microelectronic and optoelectronic devices, including processing, measurement, and performance evaluation; (5) applications of numerical methods to the modeling and simulation of solid-state devices and processes; and (6) nanoscale electronic and optoelectronic devices, photovoltaics, sensors, and MEMS based on semiconductor and alternative electronic materials; (7) synthesis and electrooptical properties of materials for novel devices.
期刊最新文献
A computational study of AlScN-based ferroelectric tunnel junction Characterization of LDMOS down to cryogenic temperatures and modeling with PSPHV A multi-level cell for ultra-scaled STT-MRAM realized by back-hopping Temperature influence on experimental analog behavior of MISHEMTs A novel method used to prepare PN junction by plasmon generated under pulsed laser irradiation on silicon chip
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1