{"title":"m 平面沟槽侧壁上使用氧化铝/氮化铝栅极叠层结构的垂直 GaN MOSFET 的高沟道迁移率和常关断操作","authors":"Masakazu Kanechika, Kenji Ito, Tetsuo Narita, Kazuyoshi Tomita, Shiro Iwasaki, Daigo Kikuta, Tetsu Kachi","doi":"10.1002/pssr.202400010","DOIUrl":null,"url":null,"abstract":"We previously developed an AlSiO/AlN‐interlayer gate stack formed on <jats:italic>c</jats:italic>‐plane GaN metal‐oxide‐semiconductor (MOS) devices to enhance the interface of the gate insulator. By utilizing this gate stack structure, we obtained a channel mobility of over 200 cm<jats:sup>2</jats:sup>/Vs on <jats:italic>c</jats:italic>‐plane. However, the threshold voltage was negative because of the polarization charge at the AlN/GaN interface. This study extends the application of this gate stack structure to the nonpolar <jats:italic>m</jats:italic>‐plane, which is obtained from a trench sidewall. We successfully achieve both a high channel mobility of 150 cm<jats:sup>2</jats:sup>/Vs and a threshold voltage of 1.3 V, normally‐off operation. This achievement holds significant promise for the gate structure of a GaN trench‐gate MOS field‐effect transistor. The limiting factor of the channel mobility is Coulomb scattering in a low electric field, whereas surface roughness scattering is dominant in a higher field.This article is protected by copyright. All rights reserved.","PeriodicalId":54619,"journal":{"name":"Physica Status Solidi-Rapid Research Letters","volume":"30 1","pages":""},"PeriodicalIF":2.5000,"publicationDate":"2024-03-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A High Channel Mobility and a Normally‐off Operation of a Vertical GaN MOSFET Using an AlSiO/AlN Gate Stack Structure on m‐plane Trench Sidewall\",\"authors\":\"Masakazu Kanechika, Kenji Ito, Tetsuo Narita, Kazuyoshi Tomita, Shiro Iwasaki, Daigo Kikuta, Tetsu Kachi\",\"doi\":\"10.1002/pssr.202400010\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We previously developed an AlSiO/AlN‐interlayer gate stack formed on <jats:italic>c</jats:italic>‐plane GaN metal‐oxide‐semiconductor (MOS) devices to enhance the interface of the gate insulator. By utilizing this gate stack structure, we obtained a channel mobility of over 200 cm<jats:sup>2</jats:sup>/Vs on <jats:italic>c</jats:italic>‐plane. However, the threshold voltage was negative because of the polarization charge at the AlN/GaN interface. This study extends the application of this gate stack structure to the nonpolar <jats:italic>m</jats:italic>‐plane, which is obtained from a trench sidewall. We successfully achieve both a high channel mobility of 150 cm<jats:sup>2</jats:sup>/Vs and a threshold voltage of 1.3 V, normally‐off operation. This achievement holds significant promise for the gate structure of a GaN trench‐gate MOS field‐effect transistor. The limiting factor of the channel mobility is Coulomb scattering in a low electric field, whereas surface roughness scattering is dominant in a higher field.This article is protected by copyright. All rights reserved.\",\"PeriodicalId\":54619,\"journal\":{\"name\":\"Physica Status Solidi-Rapid Research Letters\",\"volume\":\"30 1\",\"pages\":\"\"},\"PeriodicalIF\":2.5000,\"publicationDate\":\"2024-03-23\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Physica Status Solidi-Rapid Research Letters\",\"FirstCategoryId\":\"101\",\"ListUrlMain\":\"https://doi.org/10.1002/pssr.202400010\",\"RegionNum\":4,\"RegionCategory\":\"物理与天体物理\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q3\",\"JCRName\":\"MATERIALS SCIENCE, MULTIDISCIPLINARY\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Physica Status Solidi-Rapid Research Letters","FirstCategoryId":"101","ListUrlMain":"https://doi.org/10.1002/pssr.202400010","RegionNum":4,"RegionCategory":"物理与天体物理","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"MATERIALS SCIENCE, MULTIDISCIPLINARY","Score":null,"Total":0}
引用次数: 0
摘要
我们之前开发了一种在 c 平面氮化镓金属氧化物半导体(MOS)器件上形成的 AlSiO/AlN 夹层栅极堆栈,以增强栅极绝缘体的界面。利用这种栅极堆栈结构,我们在 c 平面上获得了超过 200 cm2/Vs 的沟道迁移率。然而,由于 AlN/GaN 界面的极化电荷,阈值电压为负。本研究将这种栅极叠层结构的应用扩展到了非极性 m 面,即通过沟槽侧壁获得的 m 面。我们成功地实现了 150 cm2/Vs 的高沟道迁移率和 1.3 V 的正常关断工作阈值电压。这一成果为氮化镓沟槽栅 MOS 场效应晶体管的栅极结构带来了重大希望。沟道迁移率的限制因素是低电场下的库仑散射,而表面粗糙度散射在高电场下占主导地位。本文受版权保护。
A High Channel Mobility and a Normally‐off Operation of a Vertical GaN MOSFET Using an AlSiO/AlN Gate Stack Structure on m‐plane Trench Sidewall
We previously developed an AlSiO/AlN‐interlayer gate stack formed on c‐plane GaN metal‐oxide‐semiconductor (MOS) devices to enhance the interface of the gate insulator. By utilizing this gate stack structure, we obtained a channel mobility of over 200 cm2/Vs on c‐plane. However, the threshold voltage was negative because of the polarization charge at the AlN/GaN interface. This study extends the application of this gate stack structure to the nonpolar m‐plane, which is obtained from a trench sidewall. We successfully achieve both a high channel mobility of 150 cm2/Vs and a threshold voltage of 1.3 V, normally‐off operation. This achievement holds significant promise for the gate structure of a GaN trench‐gate MOS field‐effect transistor. The limiting factor of the channel mobility is Coulomb scattering in a low electric field, whereas surface roughness scattering is dominant in a higher field.This article is protected by copyright. All rights reserved.
期刊介绍:
Physica status solidi (RRL) - Rapid Research Letters was designed to offer extremely fast publication times and is currently one of the fastest double peer-reviewed publication media in solid state and materials physics. Average times are 11 days from submission to first editorial decision, and 12 days from acceptance to online publication. It communicates important findings with a high degree of novelty and need for express publication, as well as other results of immediate interest to the solid-state physics and materials science community. Published Letters require approval by at least two independent reviewers.
The journal covers topics such as preparation, structure and simulation of advanced materials, theoretical and experimental investigations of the atomistic and electronic structure, optical, magnetic, superconducting, ferroelectric and other properties of solids, nanostructures and low-dimensional systems as well as device applications. Rapid Research Letters particularly invites papers from interdisciplinary and emerging new areas of research.