最佳匹配 189-232 GHz 6.8 dBm 输出功率 CMOS 倍频器

IF 0.9 4区工程技术 Q4 COMPUTER SCIENCE, INTERDISCIPLINARY APPLICATIONS International Journal of RF and Microwave Computer-Aided Engineering Pub Date : 2024-03-12 DOI:10.1155/2024/9979639

Ruibing Dong, Shinsuke Hara, Mohamed H. Mubarak, Satoru Tanoi, Tatsuo Hagino, Issei Watanabe, Akifumi Kasamatsu

{"title":"最佳匹配 189-232 GHz 6.8 dBm 输出功率 CMOS 倍频器","authors":"Ruibing Dong, Shinsuke Hara, Mohamed H. Mubarak, Satoru Tanoi, Tatsuo Hagino, Issei Watanabe, Akifumi Kasamatsu","doi":"10.1155/2024/9979639","DOIUrl":null,"url":null,"abstract":"<div>\n <p>This paper presents the design and measurements of a 215-252 GHz 40 nm bulk CMOS frequency doubler with a 6.8 dBm deliverable peak output power and a conversion gain of 11.8 dB. The designed chip is composed of a 28.5 dB gain 6-stages 110 GHz power amplifier, an optimized push-push doubler biased in class-C configuration, and an output impedance matching network. A numerical method had been applied here for designing each implemented matching network achieving the optimum matching while maintaining the minimum insertion loss as well. The presented design shows the highest output power among the other sub-THz-designed CMOS counterparts. The design occupies an area of 0.795 mm<sup>2</sup> and shows a total DC power dissipation of 262 mW and DC-RF efficiency of 1.87%.</p>\n </div>","PeriodicalId":54944,"journal":{"name":"International Journal of RF and Microwave Computer-Aided Engineering","volume":null,"pages":null},"PeriodicalIF":0.9000,"publicationDate":"2024-03-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://onlinelibrary.wiley.com/doi/epdf/10.1155/2024/9979639","citationCount":"0","resultStr":"{\"title\":\"Optimally Matched 189-232 GHz 6.8 dBm Output Power CMOS Frequency Doubler\",\"authors\":\"Ruibing Dong, Shinsuke Hara, Mohamed H. Mubarak, Satoru Tanoi, Tatsuo Hagino, Issei Watanabe, Akifumi Kasamatsu\",\"doi\":\"10.1155/2024/9979639\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"<div>\\n <p>This paper presents the design and measurements of a 215-252 GHz 40 nm bulk CMOS frequency doubler with a 6.8 dBm deliverable peak output power and a conversion gain of 11.8 dB. The designed chip is composed of a 28.5 dB gain 6-stages 110 GHz power amplifier, an optimized push-push doubler biased in class-C configuration, and an output impedance matching network. A numerical method had been applied here for designing each implemented matching network achieving the optimum matching while maintaining the minimum insertion loss as well. The presented design shows the highest output power among the other sub-THz-designed CMOS counterparts. The design occupies an area of 0.795 mm<sup>2</sup> and shows a total DC power dissipation of 262 mW and DC-RF efficiency of 1.87%.</p>\\n </div>\",\"PeriodicalId\":54944,\"journal\":{\"name\":\"International Journal of RF and Microwave Computer-Aided Engineering\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.9000,\"publicationDate\":\"2024-03-12\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"https://onlinelibrary.wiley.com/doi/epdf/10.1155/2024/9979639\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"International Journal of RF and Microwave Computer-Aided Engineering\",\"FirstCategoryId\":\"5\",\"ListUrlMain\":\"https://onlinelibrary.wiley.com/doi/10.1155/2024/9979639\",\"RegionNum\":4,\"RegionCategory\":\"工程技术\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q4\",\"JCRName\":\"COMPUTER SCIENCE, INTERDISCIPLINARY APPLICATIONS\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Journal of RF and Microwave Computer-Aided Engineering","FirstCategoryId":"5","ListUrlMain":"https://onlinelibrary.wiley.com/doi/10.1155/2024/9979639","RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q4","JCRName":"COMPUTER SCIENCE, INTERDISCIPLINARY APPLICATIONS","Score":null,"Total":0}

引用次数: 0

摘要

本文介绍了一款 215-252 GHz 40 nm 块状 CMOS 倍频器的设计和测量结果，该倍频器的峰值输出功率为 6.8 dBm，转换增益为 11.8 dB。所设计的芯片由一个增益为 28.5 dB 的 6 级 110 GHz 功率放大器、一个偏置为 C 类配置的优化推推倍频器和一个输出阻抗匹配网络组成。在设计每个已实现的匹配网络时，都采用了数值方法，以实现最佳匹配，同时保持最小插入损耗。在其他亚千赫设计的 CMOS 同类产品中，本设计的输出功率最高。该设计所占面积为 0.795 mm2，总直流耗散功率为 262 mW，直流射频效率为 1.87%。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

摘要图片

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

Optimally Matched 189-232 GHz 6.8 dBm Output Power CMOS Frequency Doubler

This paper presents the design and measurements of a 215-252 GHz 40 nm bulk CMOS frequency doubler with a 6.8 dBm deliverable peak output power and a conversion gain of 11.8 dB. The designed chip is composed of a 28.5 dB gain 6-stages 110 GHz power amplifier, an optimized push-push doubler biased in class-C configuration, and an output impedance matching network. A numerical method had been applied here for designing each implemented matching network achieving the optimum matching while maintaining the minimum insertion loss as well. The presented design shows the highest output power among the other sub-THz-designed CMOS counterparts. The design occupies an area of 0.795 mm² and shows a total DC power dissipation of 262 mW and DC-RF efficiency of 1.87%.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

International Journal of RF and Microwave Computer-Aided Engineering 工程技术-工程：电子与电气

CiteScore

4.00

自引率

23.50%

发文量

489

审稿时长

3 months

期刊介绍： International Journal of RF and Microwave Computer-Aided Engineering provides a common forum for the dissemination of research and development results in the areas of computer-aided design and engineering of RF, microwave, and millimeter-wave components, circuits, subsystems, and antennas. The journal is intended to be a single source of valuable information for all engineers and technicians, RF/microwave/mm-wave CAD tool vendors, researchers in industry, government and academia, professors and students, and systems engineers involved in RF/microwave/mm-wave technology. Multidisciplinary in scope, the journal publishes peer-reviewed articles and short papers on topics that include, but are not limited to. . . -Computer-Aided Modeling -Computer-Aided Analysis -Computer-Aided Optimization -Software and Manufacturing Techniques -Computer-Aided Measurements -Measurements Interfaced with CAD Systems In addition, the scope of the journal includes features such as software reviews, RF/microwave/mm-wave CAD related news, including brief reviews of CAD papers published elsewhere and a "Letters to the Editor" section.