三维 NAND 闪存中程序运行的机械应力对 Fowler-Nordheim 隧道效应的影响分析

IF 1.4 4区 物理与天体物理 Q3 ENGINEERING, ELECTRICAL & ELECTRONIC Solid-state Electronics Pub Date : 2024-03-30 DOI:10.1016/j.sse.2024.108927
Donghyun Kim , Kihoon Nam , Chanyang Park , Hyunseo You , Min Sang Park , Yunsu Kim , Seongjo Park , Rock-Hyun Baek
{"title":"三维 NAND 闪存中程序运行的机械应力对 Fowler-Nordheim 隧道效应的影响分析","authors":"Donghyun Kim ,&nbsp;Kihoon Nam ,&nbsp;Chanyang Park ,&nbsp;Hyunseo You ,&nbsp;Min Sang Park ,&nbsp;Yunsu Kim ,&nbsp;Seongjo Park ,&nbsp;Rock-Hyun Baek","doi":"10.1016/j.sse.2024.108927","DOIUrl":null,"url":null,"abstract":"<div><p>This study investigated the relationship between mechanical stress and program efficiency in three-dimensional (3D) NAND flash memory devices. A stacked memory array transistor (SMArT) 3D NAND flash structure was modeled using a technology computer-aided design (TCAD) simulation. The mechanical stress distribution in the device depended on the deposition temperature (T<sub>D</sub>) of the constituent material. In particular, the T<sub>D</sub> of tungsten (T<sub>D,W</sub>) dominated the mechanical stress. The tensile stress on the polycrystalline silicon (poly-Si) channel increased as the T<sub>D,W</sub> decreased, and the compressive stress on the tunneling oxide (T<sub>ox</sub>) decreased. Consequently, the barrier height between T<sub>ox</sub> and poly-Si, and the effective electron mass decreased as the electric field in the T<sub>ox</sub> increased. These changes significantly increased the Fowler-Nordheim (FN) tunneling process and program efficiency, indicating the crucial performance of 3D NAND flash. Moreover, the mechanical stress caused by the differences in T<sub>D,W</sub> improved the program efficiency at a lower program voltage (V<sub>PGM</sub>). Therefore, a change in the mechanical stress based on decreasing T<sub>D,W</sub> improved the program efficiency through a higher FN tunneling process.</p></div>","PeriodicalId":21909,"journal":{"name":"Solid-state Electronics","volume":"216 ","pages":"Article 108927"},"PeriodicalIF":1.4000,"publicationDate":"2024-03-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Analysis of Mechanical Stress on Fowler-Nordheim Tunneling for Program Operation in 3D NAND Flash Memory\",\"authors\":\"Donghyun Kim ,&nbsp;Kihoon Nam ,&nbsp;Chanyang Park ,&nbsp;Hyunseo You ,&nbsp;Min Sang Park ,&nbsp;Yunsu Kim ,&nbsp;Seongjo Park ,&nbsp;Rock-Hyun Baek\",\"doi\":\"10.1016/j.sse.2024.108927\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"<div><p>This study investigated the relationship between mechanical stress and program efficiency in three-dimensional (3D) NAND flash memory devices. A stacked memory array transistor (SMArT) 3D NAND flash structure was modeled using a technology computer-aided design (TCAD) simulation. The mechanical stress distribution in the device depended on the deposition temperature (T<sub>D</sub>) of the constituent material. In particular, the T<sub>D</sub> of tungsten (T<sub>D,W</sub>) dominated the mechanical stress. The tensile stress on the polycrystalline silicon (poly-Si) channel increased as the T<sub>D,W</sub> decreased, and the compressive stress on the tunneling oxide (T<sub>ox</sub>) decreased. Consequently, the barrier height between T<sub>ox</sub> and poly-Si, and the effective electron mass decreased as the electric field in the T<sub>ox</sub> increased. These changes significantly increased the Fowler-Nordheim (FN) tunneling process and program efficiency, indicating the crucial performance of 3D NAND flash. Moreover, the mechanical stress caused by the differences in T<sub>D,W</sub> improved the program efficiency at a lower program voltage (V<sub>PGM</sub>). Therefore, a change in the mechanical stress based on decreasing T<sub>D,W</sub> improved the program efficiency through a higher FN tunneling process.</p></div>\",\"PeriodicalId\":21909,\"journal\":{\"name\":\"Solid-state Electronics\",\"volume\":\"216 \",\"pages\":\"Article 108927\"},\"PeriodicalIF\":1.4000,\"publicationDate\":\"2024-03-30\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Solid-state Electronics\",\"FirstCategoryId\":\"101\",\"ListUrlMain\":\"https://www.sciencedirect.com/science/article/pii/S0038110124000765\",\"RegionNum\":4,\"RegionCategory\":\"物理与天体物理\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q3\",\"JCRName\":\"ENGINEERING, ELECTRICAL & ELECTRONIC\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Solid-state Electronics","FirstCategoryId":"101","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/S0038110124000765","RegionNum":4,"RegionCategory":"物理与天体物理","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

摘要

本研究探讨了三维(3D)NAND 闪存设备中机械应力与程序效率之间的关系。使用技术计算机辅助设计(TCAD)仿真模拟了堆叠存储阵列晶体管(SMArT)三维 NAND 闪存结构。器件中的机械应力分布取决于组成材料的沉积温度(TD)。其中,钨的沉积温度(TD,W)在机械应力中占主导地位。多晶硅(poly-Si)沟道上的拉伸应力随着 TD,W 的降低而增加,隧道氧化物(Tox)上的压缩应力则降低。因此,Tox 和多晶硅之间的势垒高度以及有效电子质量随着 Tox 中电场的增加而降低。这些变化大大提高了 Fowler-Nordheim (FN) 隧道过程和程序效率,显示了 3D NAND 闪存的关键性能。此外,TD,W 的差异造成的机械应力提高了较低编程电压(VPGM)下的编程效率。因此,在降低 TD,W 的基础上改变机械应力,可以通过更高的 FN 隧道过程提高程序效率。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Analysis of Mechanical Stress on Fowler-Nordheim Tunneling for Program Operation in 3D NAND Flash Memory

This study investigated the relationship between mechanical stress and program efficiency in three-dimensional (3D) NAND flash memory devices. A stacked memory array transistor (SMArT) 3D NAND flash structure was modeled using a technology computer-aided design (TCAD) simulation. The mechanical stress distribution in the device depended on the deposition temperature (TD) of the constituent material. In particular, the TD of tungsten (TD,W) dominated the mechanical stress. The tensile stress on the polycrystalline silicon (poly-Si) channel increased as the TD,W decreased, and the compressive stress on the tunneling oxide (Tox) decreased. Consequently, the barrier height between Tox and poly-Si, and the effective electron mass decreased as the electric field in the Tox increased. These changes significantly increased the Fowler-Nordheim (FN) tunneling process and program efficiency, indicating the crucial performance of 3D NAND flash. Moreover, the mechanical stress caused by the differences in TD,W improved the program efficiency at a lower program voltage (VPGM). Therefore, a change in the mechanical stress based on decreasing TD,W improved the program efficiency through a higher FN tunneling process.

求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
Solid-state Electronics
Solid-state Electronics 物理-工程:电子与电气
CiteScore
3.00
自引率
5.90%
发文量
212
审稿时长
3 months
期刊介绍: It is the aim of this journal to bring together in one publication outstanding papers reporting new and original work in the following areas: (1) applications of solid-state physics and technology to electronics and optoelectronics, including theory and device design; (2) optical, electrical, morphological characterization techniques and parameter extraction of devices; (3) fabrication of semiconductor devices, and also device-related materials growth, measurement and evaluation; (4) the physics and modeling of submicron and nanoscale microelectronic and optoelectronic devices, including processing, measurement, and performance evaluation; (5) applications of numerical methods to the modeling and simulation of solid-state devices and processes; and (6) nanoscale electronic and optoelectronic devices, photovoltaics, sensors, and MEMS based on semiconductor and alternative electronic materials; (7) synthesis and electrooptical properties of materials for novel devices.
期刊最新文献
A computational study of AlScN-based ferroelectric tunnel junction Characterization of LDMOS down to cryogenic temperatures and modeling with PSPHV A multi-level cell for ultra-scaled STT-MRAM realized by back-hopping Temperature influence on experimental analog behavior of MISHEMTs A novel method used to prepare PN junction by plasmon generated under pulsed laser irradiation on silicon chip
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1