工作函数金属堆叠对多 Vth RMG CMOS 技术性能和可靠性的影响

IF 1.4 4区 物理与天体物理 Q3 ENGINEERING, ELECTRICAL & ELECTRONIC Solid-state Electronics Pub Date : 2024-03-30 DOI:10.1016/j.sse.2024.108929
J. Franco, H. Arimura, S. Brus, E. Dentoni Litta, K. Croes, N. Horiguchi, B. Kaczer
{"title":"工作函数金属堆叠对多 Vth RMG CMOS 技术性能和可靠性的影响","authors":"J. Franco,&nbsp;H. Arimura,&nbsp;S. Brus,&nbsp;E. Dentoni Litta,&nbsp;K. Croes,&nbsp;N. Horiguchi,&nbsp;B. Kaczer","doi":"10.1016/j.sse.2024.108929","DOIUrl":null,"url":null,"abstract":"<div><p>Multi-<em>V<sub>th</sub></em> CMOS device technologies have become standard for System-on-Chip designs. In Replacement Gate technologies, distinct device <em>V<sub>th</sub></em>’s are achieved by deploying different work function metal stacks, and thus concerns exist about the possible chemical interaction of different gate metals with the underlying dielectrics potentially affecting the device performance and reliability. We present a comprehensive study, comprising both electrical measurements and simulations, carried out on a planar transistor platform with state-of-the-art gate stacks. Two different metal stacks are deployed to fabricate low-<em>V<sub>th</sub></em> and ultra-high <em>V<sub>th</sub></em> pMOS and nMOS device flavors. The study provides fundamental insights on the impact of TiAl-based gate metal on EOT, gate leakage, interface quality, carrier mobility, short channel performance, PBTI and NBTI reliability.</p></div>","PeriodicalId":21909,"journal":{"name":"Solid-state Electronics","volume":"216 ","pages":"Article 108929"},"PeriodicalIF":1.4000,"publicationDate":"2024-03-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Impact of work function metal stacks on the performance and reliability of multi-Vth RMG CMOS technology\",\"authors\":\"J. Franco,&nbsp;H. Arimura,&nbsp;S. Brus,&nbsp;E. Dentoni Litta,&nbsp;K. Croes,&nbsp;N. Horiguchi,&nbsp;B. Kaczer\",\"doi\":\"10.1016/j.sse.2024.108929\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"<div><p>Multi-<em>V<sub>th</sub></em> CMOS device technologies have become standard for System-on-Chip designs. In Replacement Gate technologies, distinct device <em>V<sub>th</sub></em>’s are achieved by deploying different work function metal stacks, and thus concerns exist about the possible chemical interaction of different gate metals with the underlying dielectrics potentially affecting the device performance and reliability. We present a comprehensive study, comprising both electrical measurements and simulations, carried out on a planar transistor platform with state-of-the-art gate stacks. Two different metal stacks are deployed to fabricate low-<em>V<sub>th</sub></em> and ultra-high <em>V<sub>th</sub></em> pMOS and nMOS device flavors. The study provides fundamental insights on the impact of TiAl-based gate metal on EOT, gate leakage, interface quality, carrier mobility, short channel performance, PBTI and NBTI reliability.</p></div>\",\"PeriodicalId\":21909,\"journal\":{\"name\":\"Solid-state Electronics\",\"volume\":\"216 \",\"pages\":\"Article 108929\"},\"PeriodicalIF\":1.4000,\"publicationDate\":\"2024-03-30\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Solid-state Electronics\",\"FirstCategoryId\":\"101\",\"ListUrlMain\":\"https://www.sciencedirect.com/science/article/pii/S0038110124000789\",\"RegionNum\":4,\"RegionCategory\":\"物理与天体物理\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q3\",\"JCRName\":\"ENGINEERING, ELECTRICAL & ELECTRONIC\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Solid-state Electronics","FirstCategoryId":"101","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/S0038110124000789","RegionNum":4,"RegionCategory":"物理与天体物理","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

摘要

多 Vth CMOS 器件技术已成为片上系统设计的标准。在替换栅极技术中,不同的器件 Vth 是通过部署不同工作函数的金属堆栈来实现的,因此不同栅极金属与底层电介质之间可能发生的化学作用可能会影响器件的性能和可靠性。我们介绍了一项全面的研究,包括电气测量和模拟,该研究是在采用最先进栅极堆栈的平面晶体管平台上进行的。我们采用两种不同的金属叠层来制造低 Vth 和超高 Vth pMOS 和 nMOS 器件。这项研究提供了有关基于 TiAl 的栅极金属对 EOT、栅极漏电、接口质量、载流子迁移率、短沟道性能、PBTI 和 NBTI 可靠性的影响的基本见解。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Impact of work function metal stacks on the performance and reliability of multi-Vth RMG CMOS technology

Multi-Vth CMOS device technologies have become standard for System-on-Chip designs. In Replacement Gate technologies, distinct device Vth’s are achieved by deploying different work function metal stacks, and thus concerns exist about the possible chemical interaction of different gate metals with the underlying dielectrics potentially affecting the device performance and reliability. We present a comprehensive study, comprising both electrical measurements and simulations, carried out on a planar transistor platform with state-of-the-art gate stacks. Two different metal stacks are deployed to fabricate low-Vth and ultra-high Vth pMOS and nMOS device flavors. The study provides fundamental insights on the impact of TiAl-based gate metal on EOT, gate leakage, interface quality, carrier mobility, short channel performance, PBTI and NBTI reliability.

求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
Solid-state Electronics
Solid-state Electronics 物理-工程:电子与电气
CiteScore
3.00
自引率
5.90%
发文量
212
审稿时长
3 months
期刊介绍: It is the aim of this journal to bring together in one publication outstanding papers reporting new and original work in the following areas: (1) applications of solid-state physics and technology to electronics and optoelectronics, including theory and device design; (2) optical, electrical, morphological characterization techniques and parameter extraction of devices; (3) fabrication of semiconductor devices, and also device-related materials growth, measurement and evaluation; (4) the physics and modeling of submicron and nanoscale microelectronic and optoelectronic devices, including processing, measurement, and performance evaluation; (5) applications of numerical methods to the modeling and simulation of solid-state devices and processes; and (6) nanoscale electronic and optoelectronic devices, photovoltaics, sensors, and MEMS based on semiconductor and alternative electronic materials; (7) synthesis and electrooptical properties of materials for novel devices.
期刊最新文献
A computational study of AlScN-based ferroelectric tunnel junction Characterization of LDMOS down to cryogenic temperatures and modeling with PSPHV A multi-level cell for ultra-scaled STT-MRAM realized by back-hopping Temperature influence on experimental analog behavior of MISHEMTs A novel method used to prepare PN junction by plasmon generated under pulsed laser irradiation on silicon chip
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1