硬件设计与神经网络的公平性

IF 33.7 1区 工程技术 Q1 ENGINEERING, ELECTRICAL & ELECTRONIC Nature Electronics Pub Date : 2024-07-25 DOI:10.1038/s41928-024-01213-0
Yuanbo Guo, Zheyu Yan, Xiaoting Yu, Qingpeng Kong, Joy Xie, Kevin Luo, Dewen Zeng, Yawen Wu, Zhenge Jia, Yiyu Shi
{"title":"硬件设计与神经网络的公平性","authors":"Yuanbo Guo, Zheyu Yan, Xiaoting Yu, Qingpeng Kong, Joy Xie, Kevin Luo, Dewen Zeng, Yawen Wu, Zhenge Jia, Yiyu Shi","doi":"10.1038/s41928-024-01213-0","DOIUrl":null,"url":null,"abstract":"Ensuring the fairness of neural networks is crucial when applying deep learning techniques to critical applications such as medical diagnosis and vital signal monitoring. However, maintaining fairness becomes increasingly challenging when deploying these models on platforms with limited hardware resources, as existing fairness-aware neural network designs typically overlook the impact of resource constraints. Here we analyse the impact of the underlying hardware on the task of pursuing fairness. We use neural network accelerators with compute-in-memory architecture as examples. We first investigate the relationship between hardware platform and fairness-aware neural network design. We then discuss how hardware advancements in emerging computing-in-memory devices—in terms of on-chip memory capacity and device variability management—affect neural network fairness. We also identify challenges in designing fairness-aware neural networks on such resource-constrained hardware and consider potential approaches to overcome them. An analysis of the relationship between hardware platforms and fairness-aware neural network design shows how hardware advancements can affect the fairness of neural networks and highlights the need for future designs to consider this factor.","PeriodicalId":19064,"journal":{"name":"Nature Electronics","volume":"7 8","pages":"714-723"},"PeriodicalIF":33.7000,"publicationDate":"2024-07-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Hardware design and the fairness of a neural network\",\"authors\":\"Yuanbo Guo, Zheyu Yan, Xiaoting Yu, Qingpeng Kong, Joy Xie, Kevin Luo, Dewen Zeng, Yawen Wu, Zhenge Jia, Yiyu Shi\",\"doi\":\"10.1038/s41928-024-01213-0\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Ensuring the fairness of neural networks is crucial when applying deep learning techniques to critical applications such as medical diagnosis and vital signal monitoring. However, maintaining fairness becomes increasingly challenging when deploying these models on platforms with limited hardware resources, as existing fairness-aware neural network designs typically overlook the impact of resource constraints. Here we analyse the impact of the underlying hardware on the task of pursuing fairness. We use neural network accelerators with compute-in-memory architecture as examples. We first investigate the relationship between hardware platform and fairness-aware neural network design. We then discuss how hardware advancements in emerging computing-in-memory devices—in terms of on-chip memory capacity and device variability management—affect neural network fairness. We also identify challenges in designing fairness-aware neural networks on such resource-constrained hardware and consider potential approaches to overcome them. An analysis of the relationship between hardware platforms and fairness-aware neural network design shows how hardware advancements can affect the fairness of neural networks and highlights the need for future designs to consider this factor.\",\"PeriodicalId\":19064,\"journal\":{\"name\":\"Nature Electronics\",\"volume\":\"7 8\",\"pages\":\"714-723\"},\"PeriodicalIF\":33.7000,\"publicationDate\":\"2024-07-25\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Nature Electronics\",\"FirstCategoryId\":\"5\",\"ListUrlMain\":\"https://www.nature.com/articles/s41928-024-01213-0\",\"RegionNum\":1,\"RegionCategory\":\"工程技术\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q1\",\"JCRName\":\"ENGINEERING, ELECTRICAL & ELECTRONIC\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Nature Electronics","FirstCategoryId":"5","ListUrlMain":"https://www.nature.com/articles/s41928-024-01213-0","RegionNum":1,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q1","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

摘要

将深度学习技术应用于医疗诊断和生命信号监测等关键应用时,确保神经网络的公平性至关重要。然而,在硬件资源有限的平台上部署这些模型时,保持公平性变得越来越具有挑战性,因为现有的公平性感知神经网络设计通常会忽略资源限制的影响。在此,我们分析了底层硬件对追求公平性任务的影响。我们以采用内存计算架构的神经网络加速器为例。我们首先研究了硬件平台与公平感知神经网络设计之间的关系。然后,我们讨论了新兴内存计算设备在片上内存容量和设备可变性管理方面的硬件进步如何影响神经网络的公平性。我们还指出了在这种资源受限的硬件上设计公平感知神经网络所面临的挑战,并考虑了克服这些挑战的潜在方法。
本文章由计算机程序翻译,如有差异,请以英文原文为准。

摘要图片

摘要图片

查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Hardware design and the fairness of a neural network
Ensuring the fairness of neural networks is crucial when applying deep learning techniques to critical applications such as medical diagnosis and vital signal monitoring. However, maintaining fairness becomes increasingly challenging when deploying these models on platforms with limited hardware resources, as existing fairness-aware neural network designs typically overlook the impact of resource constraints. Here we analyse the impact of the underlying hardware on the task of pursuing fairness. We use neural network accelerators with compute-in-memory architecture as examples. We first investigate the relationship between hardware platform and fairness-aware neural network design. We then discuss how hardware advancements in emerging computing-in-memory devices—in terms of on-chip memory capacity and device variability management—affect neural network fairness. We also identify challenges in designing fairness-aware neural networks on such resource-constrained hardware and consider potential approaches to overcome them. An analysis of the relationship between hardware platforms and fairness-aware neural network design shows how hardware advancements can affect the fairness of neural networks and highlights the need for future designs to consider this factor.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
Nature Electronics
Nature Electronics Engineering-Electrical and Electronic Engineering
CiteScore
47.50
自引率
2.30%
发文量
159
期刊介绍: Nature Electronics is a comprehensive journal that publishes both fundamental and applied research in the field of electronics. It encompasses a wide range of topics, including the study of new phenomena and devices, the design and construction of electronic circuits, and the practical applications of electronics. In addition, the journal explores the commercial and industrial aspects of electronics research. The primary focus of Nature Electronics is on the development of technology and its potential impact on society. The journal incorporates the contributions of scientists, engineers, and industry professionals, offering a platform for their research findings. Moreover, Nature Electronics provides insightful commentary, thorough reviews, and analysis of the key issues that shape the field, as well as the technologies that are reshaping society. Like all journals within the prestigious Nature brand, Nature Electronics upholds the highest standards of quality. It maintains a dedicated team of professional editors and follows a fair and rigorous peer-review process. The journal also ensures impeccable copy-editing and production, enabling swift publication. Additionally, Nature Electronics prides itself on its editorial independence, ensuring unbiased and impartial reporting. In summary, Nature Electronics is a leading journal that publishes cutting-edge research in electronics. With its multidisciplinary approach and commitment to excellence, the journal serves as a valuable resource for scientists, engineers, and industry professionals seeking to stay at the forefront of advancements in the field.
期刊最新文献
Build it up again Wood-based electronics that fold Integration of high-κ native oxides of gallium for two-dimensional transistors Hearable devices with sound bubbles Piezoelectric biomaterials printed on the fly
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1