重新审视排锤:深入了解并解决问题

IF 1.6 4区 工程技术 Q3 ENGINEERING, ELECTRICAL & ELECTRONIC Microelectronics Reliability Pub Date : 2024-07-24 DOI:10.1016/j.microrel.2024.115467
Haibin Wang , Xiaoshuai Peng , Zhi Liu , Xiaofeng Huang , Lian'gen Qiu , Tan Li , Baoyao Yang , Yuzheng Chen
{"title":"重新审视排锤:深入了解并解决问题","authors":"Haibin Wang ,&nbsp;Xiaoshuai Peng ,&nbsp;Zhi Liu ,&nbsp;Xiaofeng Huang ,&nbsp;Lian'gen Qiu ,&nbsp;Tan Li ,&nbsp;Baoyao Yang ,&nbsp;Yuzheng Chen","doi":"10.1016/j.microrel.2024.115467","DOIUrl":null,"url":null,"abstract":"<div><p>Row hammer is a vulnerability in Dynamic Random Access Memory (DRAM) chips, whereby repeatedly accessing a specific row in the DRAM chip may cause bit flips in memory cells. As the DRAM fabrication process scales down, DRAM chips are becoming more susceptible to row hammer. To gain a comprehensive understanding of the row hammer vulnerability, we investigate its mechanisms, attack patterns, simulation methodology and tools, as well as mitigation techniques. We also summarize several impact factors of row hammer, including timing parameters, temperature, DRAM fabrication process, radiation effects, voltage level, and data patterns. Finally, we point out future research directions, such as exploring how radiation effects and temperature impact row hammer, modeling and simulation methodology under advanced technology nodes, and deep-learning-based mitigation solutions.</p></div>","PeriodicalId":51131,"journal":{"name":"Microelectronics Reliability","volume":"160 ","pages":"Article 115467"},"PeriodicalIF":1.6000,"publicationDate":"2024-07-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Revisiting row hammer: A deep dive into understanding and resolving the issue\",\"authors\":\"Haibin Wang ,&nbsp;Xiaoshuai Peng ,&nbsp;Zhi Liu ,&nbsp;Xiaofeng Huang ,&nbsp;Lian'gen Qiu ,&nbsp;Tan Li ,&nbsp;Baoyao Yang ,&nbsp;Yuzheng Chen\",\"doi\":\"10.1016/j.microrel.2024.115467\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"<div><p>Row hammer is a vulnerability in Dynamic Random Access Memory (DRAM) chips, whereby repeatedly accessing a specific row in the DRAM chip may cause bit flips in memory cells. As the DRAM fabrication process scales down, DRAM chips are becoming more susceptible to row hammer. To gain a comprehensive understanding of the row hammer vulnerability, we investigate its mechanisms, attack patterns, simulation methodology and tools, as well as mitigation techniques. We also summarize several impact factors of row hammer, including timing parameters, temperature, DRAM fabrication process, radiation effects, voltage level, and data patterns. Finally, we point out future research directions, such as exploring how radiation effects and temperature impact row hammer, modeling and simulation methodology under advanced technology nodes, and deep-learning-based mitigation solutions.</p></div>\",\"PeriodicalId\":51131,\"journal\":{\"name\":\"Microelectronics Reliability\",\"volume\":\"160 \",\"pages\":\"Article 115467\"},\"PeriodicalIF\":1.6000,\"publicationDate\":\"2024-07-24\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Microelectronics Reliability\",\"FirstCategoryId\":\"5\",\"ListUrlMain\":\"https://www.sciencedirect.com/science/article/pii/S0026271424001471\",\"RegionNum\":4,\"RegionCategory\":\"工程技术\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q3\",\"JCRName\":\"ENGINEERING, ELECTRICAL & ELECTRONIC\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Microelectronics Reliability","FirstCategoryId":"5","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/S0026271424001471","RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

摘要

行锤是动态随机存取存储器(DRAM)芯片中的一个漏洞,反复访问 DRAM 芯片中的特定行可能会导致内存单元的位翻转。随着 DRAM 制造工艺的缩减,DRAM 芯片越来越容易受到行锤的影响。为了全面了解行锤漏洞,我们研究了其机制、攻击模式、模拟方法和工具以及缓解技术。我们还总结了行锤的几个影响因素,包括时序参数、温度、DRAM 制造工艺、辐射效应、电压水平和数据模式。最后,我们指出了未来的研究方向,如探索辐射效应和温度如何影响行锤、先进技术节点下的建模和仿真方法,以及基于深度学习的缓解解决方案。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Revisiting row hammer: A deep dive into understanding and resolving the issue

Row hammer is a vulnerability in Dynamic Random Access Memory (DRAM) chips, whereby repeatedly accessing a specific row in the DRAM chip may cause bit flips in memory cells. As the DRAM fabrication process scales down, DRAM chips are becoming more susceptible to row hammer. To gain a comprehensive understanding of the row hammer vulnerability, we investigate its mechanisms, attack patterns, simulation methodology and tools, as well as mitigation techniques. We also summarize several impact factors of row hammer, including timing parameters, temperature, DRAM fabrication process, radiation effects, voltage level, and data patterns. Finally, we point out future research directions, such as exploring how radiation effects and temperature impact row hammer, modeling and simulation methodology under advanced technology nodes, and deep-learning-based mitigation solutions.

求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
Microelectronics Reliability
Microelectronics Reliability 工程技术-工程:电子与电气
CiteScore
3.30
自引率
12.50%
发文量
342
审稿时长
68 days
期刊介绍: Microelectronics Reliability, is dedicated to disseminating the latest research results and related information on the reliability of microelectronic devices, circuits and systems, from materials, process and manufacturing, to design, testing and operation. The coverage of the journal includes the following topics: measurement, understanding and analysis; evaluation and prediction; modelling and simulation; methodologies and mitigation. Papers which combine reliability with other important areas of microelectronics engineering, such as design, fabrication, integration, testing, and field operation will also be welcome, and practical papers reporting case studies in the field and specific application domains are particularly encouraged. Most accepted papers will be published as Research Papers, describing significant advances and completed work. Papers reviewing important developing topics of general interest may be accepted for publication as Review Papers. Urgent communications of a more preliminary nature and short reports on completed practical work of current interest may be considered for publication as Research Notes. All contributions are subject to peer review by leading experts in the field.
期刊最新文献
Comparative study of single event upset susceptibility in the Complementary FET (CFET) and FinFET based 6T-SRAM Effects of humidity, ionic contaminations and temperature on the degradation of silicone-based sealing materials used in microelectronics Physics-of-failure based lifetime modelling for SiC based automotive power modules using rate- and temperature-dependent modelling of sintered silver Study on single-event burnout hardening with reduction of hole current density by top polysilicon diode of SOI LDMOS based on TCAD simulations An online junction temperature detection circuit for SiC MOSFETs considering threshold voltage drift compensation
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1