静态电流为 0.91μA 的无电容 LDO,具有亚阈值瞬态增强和批量驱动前馈电源纹波消除功能

IF 1.9 3区 工程技术 Q3 ENGINEERING, ELECTRICAL & ELECTRONIC Microelectronics Journal Pub Date : 2024-07-23 DOI:10.1016/j.mejo.2024.106311
{"title":"静态电流为 0.91μA 的无电容 LDO,具有亚阈值瞬态增强和批量驱动前馈电源纹波消除功能","authors":"","doi":"10.1016/j.mejo.2024.106311","DOIUrl":null,"url":null,"abstract":"<div><p>This paper presents a capacitor-less low-dropout (OCL-LDO) regulator that features a low quiescent current for low power applications. To enhance the transient response of proposed OCL-LDO, a sub-threshold transient enhancement circuit including a transient signal input stage, a current subtractor, and a current amplifier is suggested. Meanwhile, a circuit made up of a bulk-driven ripple feed-forward circuit and a ripple introduction circuit is developed in order to improve PSR of the OCL-LDO. The proposed OCL-LDO is fabricated in 0.18 <span><math><mi>μ</mi></math></span>m standard CMOS process and has an active area of 0.053 mm<sup>2</sup>. Based on measurement results, the proposed OCL-LDO has a maximum load current of 100 mA at 1.2 V input and 1 V output, and a minimum quiescent current of 0.91 <span><math><mi>μ</mi></math></span>A. The overshoot voltage and undershoot voltage are 199 mV and 204 mV, respectively. PSR of the OCL-LDO is <span><math><mo>−</mo></math></span>71.8 dB at 1 KHz when the load current is 100 mA. Furthermore, the OCL-LDO exhibits a load regulation of 11.1 <span><math><mi>μ</mi></math></span>V/mA and a line regulation of 1.05 mV/V.</p></div>","PeriodicalId":49818,"journal":{"name":"Microelectronics Journal","volume":null,"pages":null},"PeriodicalIF":1.9000,"publicationDate":"2024-07-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A 0.91-μA-quiescent-current capacitor-less LDO with sub-threshold transient enhancement and bulk-driven feed-forward supply ripple cancellation\",\"authors\":\"\",\"doi\":\"10.1016/j.mejo.2024.106311\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"<div><p>This paper presents a capacitor-less low-dropout (OCL-LDO) regulator that features a low quiescent current for low power applications. To enhance the transient response of proposed OCL-LDO, a sub-threshold transient enhancement circuit including a transient signal input stage, a current subtractor, and a current amplifier is suggested. Meanwhile, a circuit made up of a bulk-driven ripple feed-forward circuit and a ripple introduction circuit is developed in order to improve PSR of the OCL-LDO. The proposed OCL-LDO is fabricated in 0.18 <span><math><mi>μ</mi></math></span>m standard CMOS process and has an active area of 0.053 mm<sup>2</sup>. Based on measurement results, the proposed OCL-LDO has a maximum load current of 100 mA at 1.2 V input and 1 V output, and a minimum quiescent current of 0.91 <span><math><mi>μ</mi></math></span>A. The overshoot voltage and undershoot voltage are 199 mV and 204 mV, respectively. PSR of the OCL-LDO is <span><math><mo>−</mo></math></span>71.8 dB at 1 KHz when the load current is 100 mA. Furthermore, the OCL-LDO exhibits a load regulation of 11.1 <span><math><mi>μ</mi></math></span>V/mA and a line regulation of 1.05 mV/V.</p></div>\",\"PeriodicalId\":49818,\"journal\":{\"name\":\"Microelectronics Journal\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":1.9000,\"publicationDate\":\"2024-07-23\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Microelectronics Journal\",\"FirstCategoryId\":\"5\",\"ListUrlMain\":\"https://www.sciencedirect.com/science/article/pii/S1879239124000158\",\"RegionNum\":3,\"RegionCategory\":\"工程技术\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q3\",\"JCRName\":\"ENGINEERING, ELECTRICAL & ELECTRONIC\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Microelectronics Journal","FirstCategoryId":"5","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/S1879239124000158","RegionNum":3,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

摘要

本文介绍了一种无电容低压差(OCL-LDO)稳压器,它具有低静态电流的特点,适用于低功耗应用。为了增强 OCL-LDO 的瞬态响应,本文提出了一种阈值下瞬态增强电路,包括一个瞬态信号输入级、一个电流减法器和一个电流放大器。同时,为了提高 OCL-LDO 的 PSR,还开发了一个由批量驱动纹波前馈电路和纹波引入电路组成的电路。所提出的 OCL-LDO 采用 0.18 μm 标准 CMOS 工艺制造,有效面积为 0.053 mm2。根据测量结果,拟议的 OCL-LDO 在 1.2 V 输入和 1 V 输出电压下的最大负载电流为 100 mA,最小静态电流为 0.91 μA。过冲电压和欠冲电压分别为 199 mV 和 204 mV。当负载电流为 100 mA 时,OCL-LDO 在 1 KHz 频率下的 PSR 为 -71.8 dB。此外,OCL-LDO 的负载调节为 11.1 μV/mA,线路调节为 1.05 mV/V。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A 0.91-μA-quiescent-current capacitor-less LDO with sub-threshold transient enhancement and bulk-driven feed-forward supply ripple cancellation

This paper presents a capacitor-less low-dropout (OCL-LDO) regulator that features a low quiescent current for low power applications. To enhance the transient response of proposed OCL-LDO, a sub-threshold transient enhancement circuit including a transient signal input stage, a current subtractor, and a current amplifier is suggested. Meanwhile, a circuit made up of a bulk-driven ripple feed-forward circuit and a ripple introduction circuit is developed in order to improve PSR of the OCL-LDO. The proposed OCL-LDO is fabricated in 0.18 μm standard CMOS process and has an active area of 0.053 mm2. Based on measurement results, the proposed OCL-LDO has a maximum load current of 100 mA at 1.2 V input and 1 V output, and a minimum quiescent current of 0.91 μA. The overshoot voltage and undershoot voltage are 199 mV and 204 mV, respectively. PSR of the OCL-LDO is 71.8 dB at 1 KHz when the load current is 100 mA. Furthermore, the OCL-LDO exhibits a load regulation of 11.1 μV/mA and a line regulation of 1.05 mV/V.

求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
Microelectronics Journal
Microelectronics Journal 工程技术-工程:电子与电气
CiteScore
4.00
自引率
27.30%
发文量
222
审稿时长
43 days
期刊介绍: Published since 1969, the Microelectronics Journal is an international forum for the dissemination of research and applications of microelectronic systems, circuits, and emerging technologies. Papers published in the Microelectronics Journal have undergone peer review to ensure originality, relevance, and timeliness. The journal thus provides a worldwide, regular, and comprehensive update on microelectronic circuits and systems. The Microelectronics Journal invites papers describing significant research and applications in all of the areas listed below. Comprehensive review/survey papers covering recent developments will also be considered. The Microelectronics Journal covers circuits and systems. This topic includes but is not limited to: Analog, digital, mixed, and RF circuits and related design methodologies; Logic, architectural, and system level synthesis; Testing, design for testability, built-in self-test; Area, power, and thermal analysis and design; Mixed-domain simulation and design; Embedded systems; Non-von Neumann computing and related technologies and circuits; Design and test of high complexity systems integration; SoC, NoC, SIP, and NIP design and test; 3-D integration design and analysis; Emerging device technologies and circuits, such as FinFETs, SETs, spintronics, SFQ, MTJ, etc. Application aspects such as signal and image processing including circuits for cryptography, sensors, and actuators including sensor networks, reliability and quality issues, and economic models are also welcome.
期刊最新文献
An enhanced efficiency 170–260 GHz frequency doubler based on three points resonance matching technique String-level compact modeling of erase operations in the body-floated vertical channel of 3D charge trapping flash memory Design of a low-power Digital-to-Pulse Converter (DPC) for in-memory-computing applications A cost-effective and highly robust triple-node-upset self-recoverable latch design based on dual-output C-elements Junctionless accumulation-mode SOI ferroelectric FinFET for synaptic weights
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1