集成电路封装缺陷分析与深度学习检测方法

IF 2.3 3区 工程技术 Q2 ENGINEERING, ELECTRICAL & ELECTRONIC IEEE Transactions on Components, Packaging and Manufacturing Technology Pub Date : 2024-08-21 DOI:10.1109/TCPMT.2024.3447040
Fei Liu;Heng Wang;Pingfa Feng;Long Zeng
{"title":"集成电路封装缺陷分析与深度学习检测方法","authors":"Fei Liu;Heng Wang;Pingfa Feng;Long Zeng","doi":"10.1109/TCPMT.2024.3447040","DOIUrl":null,"url":null,"abstract":"Defects can be regarded as targets when using a target detection algorithm. Compared with conventional targets, chip defects have distinct characteristics. Their sizes are variable, and most defects are small in size. Defects lack texture features and can be viewed as anomalies relative to the background. Some defects exhibit elongated and strip-like characteristics, making the direct application of existing target detection algorithms less than ideal. In this article, we incorporate these characteristics as prior knowledge in the design and improvement of the target detection network structure. We propose a deep learning detection network, you only look once—with defect attention (YOLO-WDA), specifically tailored for chip defect data, using three targeted improvement methods. An anomaly attention mechanism (AAM) highlights defect features by contrasting information with normal chips. An improved module for small target defects uses the focus operation to retain more fine-grained information, combined with ghost convolution to adjust the channel redundancy and reduce network parameters. An Ameba convolution detection (AMBC-Detect) head can better capture continuous features such as curves. In experiments conducted on two chip datasets, YOLO-WDA achieved mean of average precision (mAP) scores of 65.5 and 43.2, outperforming the benchmark model, YOLOv8, by 2.7 and 4.8, respectively. Our model also outperforms other classical algorithms. Datasets are available at: \n<uri>https://pan.baidu.com/s/1vU3hkPUYSrzVHDKgGgt1MA?pwd=1</uri>\n yja","PeriodicalId":13085,"journal":{"name":"IEEE Transactions on Components, Packaging and Manufacturing Technology","volume":"14 9","pages":"1707-1719"},"PeriodicalIF":2.3000,"publicationDate":"2024-08-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Integrated Circuit Packaging Defect Analysis and Deep Learning Detection Method\",\"authors\":\"Fei Liu;Heng Wang;Pingfa Feng;Long Zeng\",\"doi\":\"10.1109/TCPMT.2024.3447040\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Defects can be regarded as targets when using a target detection algorithm. Compared with conventional targets, chip defects have distinct characteristics. Their sizes are variable, and most defects are small in size. Defects lack texture features and can be viewed as anomalies relative to the background. Some defects exhibit elongated and strip-like characteristics, making the direct application of existing target detection algorithms less than ideal. In this article, we incorporate these characteristics as prior knowledge in the design and improvement of the target detection network structure. We propose a deep learning detection network, you only look once—with defect attention (YOLO-WDA), specifically tailored for chip defect data, using three targeted improvement methods. An anomaly attention mechanism (AAM) highlights defect features by contrasting information with normal chips. An improved module for small target defects uses the focus operation to retain more fine-grained information, combined with ghost convolution to adjust the channel redundancy and reduce network parameters. An Ameba convolution detection (AMBC-Detect) head can better capture continuous features such as curves. In experiments conducted on two chip datasets, YOLO-WDA achieved mean of average precision (mAP) scores of 65.5 and 43.2, outperforming the benchmark model, YOLOv8, by 2.7 and 4.8, respectively. Our model also outperforms other classical algorithms. Datasets are available at: \\n<uri>https://pan.baidu.com/s/1vU3hkPUYSrzVHDKgGgt1MA?pwd=1</uri>\\n yja\",\"PeriodicalId\":13085,\"journal\":{\"name\":\"IEEE Transactions on Components, Packaging and Manufacturing Technology\",\"volume\":\"14 9\",\"pages\":\"1707-1719\"},\"PeriodicalIF\":2.3000,\"publicationDate\":\"2024-08-21\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE Transactions on Components, Packaging and Manufacturing Technology\",\"FirstCategoryId\":\"5\",\"ListUrlMain\":\"https://ieeexplore.ieee.org/document/10643476/\",\"RegionNum\":3,\"RegionCategory\":\"工程技术\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q2\",\"JCRName\":\"ENGINEERING, ELECTRICAL & ELECTRONIC\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Transactions on Components, Packaging and Manufacturing Technology","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/10643476/","RegionNum":3,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q2","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

摘要

在使用目标检测算法时,缺陷可被视为目标。与传统目标相比,芯片缺陷具有明显的特征。它们的尺寸是可变的,大多数缺陷尺寸较小。缺陷缺乏纹理特征,可视为相对于背景的异常。有些缺陷表现出拉长和条状特征,因此直接应用现有的目标检测算法并不理想。在本文中,我们将这些特征作为先验知识纳入目标检测网络结构的设计和改进中。我们提出了一种专为芯片缺陷数据定制的深度学习检测网络--"你只看一次--缺陷关注(YOLO-WDA)",并采用了三种有针对性的改进方法。异常关注机制(AAM)通过与正常芯片的信息对比来突出缺陷特征。针对小目标缺陷的改进模块利用聚焦操作保留更多细粒度信息,并结合幽灵卷积调整通道冗余和降低网络参数。阿米巴卷积检测(AMBC-Detect)头能更好地捕捉曲线等连续特征。在两个芯片数据集上进行的实验中,YOLO-WDA 的平均精度 (mAP) 分别达到 65.5 和 43.2,比基准模型 YOLOv8 分别高出 2.7 和 4.8。我们的模型还优于其他经典算法。数据集可从以下网址获取: https://pan.baidu.com/s/1vU3hkPUYSrzVHDKgGgt1MA?pwd=1 yja
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Integrated Circuit Packaging Defect Analysis and Deep Learning Detection Method
Defects can be regarded as targets when using a target detection algorithm. Compared with conventional targets, chip defects have distinct characteristics. Their sizes are variable, and most defects are small in size. Defects lack texture features and can be viewed as anomalies relative to the background. Some defects exhibit elongated and strip-like characteristics, making the direct application of existing target detection algorithms less than ideal. In this article, we incorporate these characteristics as prior knowledge in the design and improvement of the target detection network structure. We propose a deep learning detection network, you only look once—with defect attention (YOLO-WDA), specifically tailored for chip defect data, using three targeted improvement methods. An anomaly attention mechanism (AAM) highlights defect features by contrasting information with normal chips. An improved module for small target defects uses the focus operation to retain more fine-grained information, combined with ghost convolution to adjust the channel redundancy and reduce network parameters. An Ameba convolution detection (AMBC-Detect) head can better capture continuous features such as curves. In experiments conducted on two chip datasets, YOLO-WDA achieved mean of average precision (mAP) scores of 65.5 and 43.2, outperforming the benchmark model, YOLOv8, by 2.7 and 4.8, respectively. Our model also outperforms other classical algorithms. Datasets are available at: https://pan.baidu.com/s/1vU3hkPUYSrzVHDKgGgt1MA?pwd=1 yja
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
IEEE Transactions on Components, Packaging and Manufacturing Technology
IEEE Transactions on Components, Packaging and Manufacturing Technology ENGINEERING, MANUFACTURING-ENGINEERING, ELECTRICAL & ELECTRONIC
CiteScore
4.70
自引率
13.60%
发文量
203
审稿时长
3 months
期刊介绍: IEEE Transactions on Components, Packaging, and Manufacturing Technology publishes research and application articles on modeling, design, building blocks, technical infrastructure, and analysis underpinning electronic, photonic and MEMS packaging, in addition to new developments in passive components, electrical contacts and connectors, thermal management, and device reliability; as well as the manufacture of electronics parts and assemblies, with broad coverage of design, factory modeling, assembly methods, quality, product robustness, and design-for-environment.
期刊最新文献
Table of Contents Front Cover Table of Contents Front Cover IEEE Transactions on Components, Packaging and Manufacturing Technology Society Information
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1