基于三点谐振匹配技术的 170-260 GHz 高效倍频器

IF 1.9 3区 工程技术 Q3 ENGINEERING, ELECTRICAL & ELECTRONIC Microelectronics Journal Pub Date : 2024-09-24 DOI:10.1016/j.mejo.2024.106424
{"title":"基于三点谐振匹配技术的 170-260 GHz 高效倍频器","authors":"","doi":"10.1016/j.mejo.2024.106424","DOIUrl":null,"url":null,"abstract":"<div><div>This paper presents a full-band frequency doubler (170–260 GHz) with enhanced efficiency based on Schottky diodes. To achieve broadband matching between the matching circuit and the Schottky diode, a three points resonance matching technique (TPRMT) is employed. This technique is developed by considering the embedded impedance matching at three distinct frequency points: upper, middle, and lower, thereby guiding the design of the peripheral matching circuits. In comparison to single frequency point matching, this approach effectively suppresses sideband performance degradation, resulting in improved efficiency. Additionally, the peripheral matching circuits are meticulously designed to fulfill a resonance clockwise impedance trajectory, facilitating matching at the aforementioned three frequency points. Due to the limitation of the input power source, measurements were conducted only within the 170–237 GHz frequency band. The measured results show that the doubler achieves an efficiency ranging from 8.4 % to 14.1 % under an input power of 130–175 mW. The good consistency between simulation and measurement validates the significant advantages of TPRMT.</div></div>","PeriodicalId":49818,"journal":{"name":"Microelectronics Journal","volume":null,"pages":null},"PeriodicalIF":1.9000,"publicationDate":"2024-09-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"An enhanced efficiency 170–260 GHz frequency doubler based on three points resonance matching technique\",\"authors\":\"\",\"doi\":\"10.1016/j.mejo.2024.106424\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"<div><div>This paper presents a full-band frequency doubler (170–260 GHz) with enhanced efficiency based on Schottky diodes. To achieve broadband matching between the matching circuit and the Schottky diode, a three points resonance matching technique (TPRMT) is employed. This technique is developed by considering the embedded impedance matching at three distinct frequency points: upper, middle, and lower, thereby guiding the design of the peripheral matching circuits. In comparison to single frequency point matching, this approach effectively suppresses sideband performance degradation, resulting in improved efficiency. Additionally, the peripheral matching circuits are meticulously designed to fulfill a resonance clockwise impedance trajectory, facilitating matching at the aforementioned three frequency points. Due to the limitation of the input power source, measurements were conducted only within the 170–237 GHz frequency band. The measured results show that the doubler achieves an efficiency ranging from 8.4 % to 14.1 % under an input power of 130–175 mW. The good consistency between simulation and measurement validates the significant advantages of TPRMT.</div></div>\",\"PeriodicalId\":49818,\"journal\":{\"name\":\"Microelectronics Journal\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":1.9000,\"publicationDate\":\"2024-09-24\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Microelectronics Journal\",\"FirstCategoryId\":\"5\",\"ListUrlMain\":\"https://www.sciencedirect.com/science/article/pii/S1879239124001280\",\"RegionNum\":3,\"RegionCategory\":\"工程技术\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q3\",\"JCRName\":\"ENGINEERING, ELECTRICAL & ELECTRONIC\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Microelectronics Journal","FirstCategoryId":"5","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/S1879239124001280","RegionNum":3,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

摘要

本文介绍了一种基于肖特基二极管的全频段倍频器(170-260 GHz),具有更高的效率。为实现匹配电路与肖特基二极管之间的宽带匹配,采用了三点共振匹配技术(TPRMT)。该技术是通过考虑上、中、下三个不同频率点的嵌入式阻抗匹配而开发的,从而指导外围匹配电路的设计。与单频点匹配相比,这种方法能有效抑制边带性能衰减,从而提高效率。此外,外围匹配电路经过精心设计,以实现顺时针方向的共振阻抗轨迹,从而促进上述三个频点的匹配。由于输入电源的限制,测量仅在 170-237 GHz 频段内进行。测量结果表明,在 130-175 mW 的输入功率下,倍增器的效率为 8.4% 至 14.1%。模拟和测量结果的良好一致性验证了 TPRMT 的显著优势。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
An enhanced efficiency 170–260 GHz frequency doubler based on three points resonance matching technique
This paper presents a full-band frequency doubler (170–260 GHz) with enhanced efficiency based on Schottky diodes. To achieve broadband matching between the matching circuit and the Schottky diode, a three points resonance matching technique (TPRMT) is employed. This technique is developed by considering the embedded impedance matching at three distinct frequency points: upper, middle, and lower, thereby guiding the design of the peripheral matching circuits. In comparison to single frequency point matching, this approach effectively suppresses sideband performance degradation, resulting in improved efficiency. Additionally, the peripheral matching circuits are meticulously designed to fulfill a resonance clockwise impedance trajectory, facilitating matching at the aforementioned three frequency points. Due to the limitation of the input power source, measurements were conducted only within the 170–237 GHz frequency band. The measured results show that the doubler achieves an efficiency ranging from 8.4 % to 14.1 % under an input power of 130–175 mW. The good consistency between simulation and measurement validates the significant advantages of TPRMT.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
Microelectronics Journal
Microelectronics Journal 工程技术-工程:电子与电气
CiteScore
4.00
自引率
27.30%
发文量
222
审稿时长
43 days
期刊介绍: Published since 1969, the Microelectronics Journal is an international forum for the dissemination of research and applications of microelectronic systems, circuits, and emerging technologies. Papers published in the Microelectronics Journal have undergone peer review to ensure originality, relevance, and timeliness. The journal thus provides a worldwide, regular, and comprehensive update on microelectronic circuits and systems. The Microelectronics Journal invites papers describing significant research and applications in all of the areas listed below. Comprehensive review/survey papers covering recent developments will also be considered. The Microelectronics Journal covers circuits and systems. This topic includes but is not limited to: Analog, digital, mixed, and RF circuits and related design methodologies; Logic, architectural, and system level synthesis; Testing, design for testability, built-in self-test; Area, power, and thermal analysis and design; Mixed-domain simulation and design; Embedded systems; Non-von Neumann computing and related technologies and circuits; Design and test of high complexity systems integration; SoC, NoC, SIP, and NIP design and test; 3-D integration design and analysis; Emerging device technologies and circuits, such as FinFETs, SETs, spintronics, SFQ, MTJ, etc. Application aspects such as signal and image processing including circuits for cryptography, sensors, and actuators including sensor networks, reliability and quality issues, and economic models are also welcome.
期刊最新文献
An enhanced efficiency 170–260 GHz frequency doubler based on three points resonance matching technique String-level compact modeling of erase operations in the body-floated vertical channel of 3D charge trapping flash memory Design of a low-power Digital-to-Pulse Converter (DPC) for in-memory-computing applications A cost-effective and highly robust triple-node-upset self-recoverable latch design based on dual-output C-elements Junctionless accumulation-mode SOI ferroelectric FinFET for synaptic weights
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1