基于容错分析的减少开关数量的单相多电平逆变器拓扑性能评估

IF 4.6 2区 工程技术 Q1 ENGINEERING, ELECTRICAL & ELECTRONIC IEEE Journal of Emerging and Selected Topics in Power Electronics Pub Date : 2024-10-16 DOI:10.1109/JESTPE.2024.3481666
Marif Daula Siddique;Prasanth Sundararajan;Mrutyunjaya Sahani;Sanjib Kumar Panda
{"title":"基于容错分析的减少开关数量的单相多电平逆变器拓扑性能评估","authors":"Marif Daula Siddique;Prasanth Sundararajan;Mrutyunjaya Sahani;Sanjib Kumar Panda","doi":"10.1109/JESTPE.2024.3481666","DOIUrl":null,"url":null,"abstract":"Over the last several years, there has been significant emphasis on the study of multilevel inverters (MLIs) within the field of power electronics. MLI is often preferred over traditional <inline-formula> <tex-math>$2{L}$ </tex-math></inline-formula> inverters owing to its enhanced performance characteristics. Various MLI architectures have been developed in recent years, each using a different set of components to provide a distinct voltage level across load terminals. MLIs are vulnerable to several types of faults due to a higher number of components and subassemblies. The fault-tolerant (FT) ability of the topologies is very crucial for the reliable operation of the overall system. This article provides a study of the FT ability of different types of MLIs. In the analysis, switch and source faults (SFs) have been considered with different fault categories. Single switch, combinations of two switches, and SFs have been analyzed. A comparison of different fault indices has also been provided, which guides the direction of future research in the field of FT MLIs. Experimental validations for highlighting the usefulness of the FT analysis for two common types of topologies widely used have been carried out for various types of faults and test results are provided.","PeriodicalId":13093,"journal":{"name":"IEEE Journal of Emerging and Selected Topics in Power Electronics","volume":"13 1","pages":"147-161"},"PeriodicalIF":4.6000,"publicationDate":"2024-10-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Fault-Tolerant Analysis-Based Performance Assessment of Single-Phase Multilevel Inverter Topologies With Reduced Switch Count\",\"authors\":\"Marif Daula Siddique;Prasanth Sundararajan;Mrutyunjaya Sahani;Sanjib Kumar Panda\",\"doi\":\"10.1109/JESTPE.2024.3481666\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Over the last several years, there has been significant emphasis on the study of multilevel inverters (MLIs) within the field of power electronics. MLI is often preferred over traditional <inline-formula> <tex-math>$2{L}$ </tex-math></inline-formula> inverters owing to its enhanced performance characteristics. Various MLI architectures have been developed in recent years, each using a different set of components to provide a distinct voltage level across load terminals. MLIs are vulnerable to several types of faults due to a higher number of components and subassemblies. The fault-tolerant (FT) ability of the topologies is very crucial for the reliable operation of the overall system. This article provides a study of the FT ability of different types of MLIs. In the analysis, switch and source faults (SFs) have been considered with different fault categories. Single switch, combinations of two switches, and SFs have been analyzed. A comparison of different fault indices has also been provided, which guides the direction of future research in the field of FT MLIs. Experimental validations for highlighting the usefulness of the FT analysis for two common types of topologies widely used have been carried out for various types of faults and test results are provided.\",\"PeriodicalId\":13093,\"journal\":{\"name\":\"IEEE Journal of Emerging and Selected Topics in Power Electronics\",\"volume\":\"13 1\",\"pages\":\"147-161\"},\"PeriodicalIF\":4.6000,\"publicationDate\":\"2024-10-16\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE Journal of Emerging and Selected Topics in Power Electronics\",\"FirstCategoryId\":\"5\",\"ListUrlMain\":\"https://ieeexplore.ieee.org/document/10720134/\",\"RegionNum\":2,\"RegionCategory\":\"工程技术\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q1\",\"JCRName\":\"ENGINEERING, ELECTRICAL & ELECTRONIC\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Journal of Emerging and Selected Topics in Power Electronics","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/10720134/","RegionNum":2,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q1","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Fault-Tolerant Analysis-Based Performance Assessment of Single-Phase Multilevel Inverter Topologies With Reduced Switch Count
Over the last several years, there has been significant emphasis on the study of multilevel inverters (MLIs) within the field of power electronics. MLI is often preferred over traditional $2{L}$ inverters owing to its enhanced performance characteristics. Various MLI architectures have been developed in recent years, each using a different set of components to provide a distinct voltage level across load terminals. MLIs are vulnerable to several types of faults due to a higher number of components and subassemblies. The fault-tolerant (FT) ability of the topologies is very crucial for the reliable operation of the overall system. This article provides a study of the FT ability of different types of MLIs. In the analysis, switch and source faults (SFs) have been considered with different fault categories. Single switch, combinations of two switches, and SFs have been analyzed. A comparison of different fault indices has also been provided, which guides the direction of future research in the field of FT MLIs. Experimental validations for highlighting the usefulness of the FT analysis for two common types of topologies widely used have been carried out for various types of faults and test results are provided.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
CiteScore
12.50
自引率
9.10%
发文量
547
审稿时长
3 months
期刊介绍: The aim of the journal is to enable the power electronics community to address the emerging and selected topics in power electronics in an agile fashion. It is a forum where multidisciplinary and discriminating technologies and applications are discussed by and for both practitioners and researchers on timely topics in power electronics from components to systems.
期刊最新文献
An Improved Voltage Multiplier Structure and Parameter Optimization Method for High-Voltage, Low-Ripple Power Supplies Detuned Design Methodology of Anti-Misalignment Capacitive Power Transfer Converter An Improved Flux Weakening Control of Wound Rotor Synchronous Starter Generator based on Single-Phase AC Excitation for Aviation Application Parameter Estimation and Control of Axial Flux Permanent Magnet Motors for Electric Aircraft: Evaluating Axial Force Implications in Field-Oriented Control Methods Optimized Fuzzy Model Predictive Torque Control with a Dynamic Flux Weighting Factor for Nine-Phase Open-End Winding PMSMs
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1