兼容tsv的3D集成电路微流控冷却研究

IF 2.3 3区 工程技术 Q2 ENGINEERING, ELECTRICAL & ELECTRONIC IEEE Transactions on Components, Packaging and Manufacturing Technology Pub Date : 2024-12-12 DOI:10.1109/TCPMT.2024.3516653
Geyu Yan;Euichul Chung;Erik Masselink;Shane Oh;Muneeb Zia;Bharath Ramakrishnan;Vaidehi Oruganti;Husam Alissa;Christian Belady;Yunhyeok Im;Yogendra Joshi;Muhannad S. Bakir
{"title":"兼容tsv的3D集成电路微流控冷却研究","authors":"Geyu Yan;Euichul Chung;Erik Masselink;Shane Oh;Muneeb Zia;Bharath Ramakrishnan;Vaidehi Oruganti;Husam Alissa;Christian Belady;Yunhyeok Im;Yogendra Joshi;Muhannad S. Bakir","doi":"10.1109/TCPMT.2024.3516653","DOIUrl":null,"url":null,"abstract":"Cooling presents a significant challenge for high-performance 3-D integrated circuits (3D ICs). To this end, this research explores through-silicon via (TSV)-compatible micropin-fin heat sink (MPFHS) for high-power 3-D chip stacks. Copper TSVs with a diameter of <inline-formula> <tex-math>$5.2~\\mu $ </tex-math></inline-formula>m and a high aspect ratio (HAR) of 29:1 are developed. An extensive experimental and computational investigation of the MPFHS under varying flow rates and power conditions was conducted, showing that the MPFHS maintains an average chip temperature below <inline-formula> <tex-math>$72~^{\\circ }$ </tex-math></inline-formula>C, even with a total power dissipation of 500 W and a power density of 312 W/cm2 at a flow rate of 117 mL/min. The minimum total thermal resistance achieved was <inline-formula> <tex-math>$0.286~^{\\circ }$ </tex-math></inline-formula>C<inline-formula> <tex-math>$\\cdot $ </tex-math></inline-formula>cm2/W.","PeriodicalId":13085,"journal":{"name":"IEEE Transactions on Components, Packaging and Manufacturing Technology","volume":"15 1","pages":"104-112"},"PeriodicalIF":2.3000,"publicationDate":"2024-12-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Toward TSV-Compatible Microfluidic Cooling for 3D ICs\",\"authors\":\"Geyu Yan;Euichul Chung;Erik Masselink;Shane Oh;Muneeb Zia;Bharath Ramakrishnan;Vaidehi Oruganti;Husam Alissa;Christian Belady;Yunhyeok Im;Yogendra Joshi;Muhannad S. Bakir\",\"doi\":\"10.1109/TCPMT.2024.3516653\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Cooling presents a significant challenge for high-performance 3-D integrated circuits (3D ICs). To this end, this research explores through-silicon via (TSV)-compatible micropin-fin heat sink (MPFHS) for high-power 3-D chip stacks. Copper TSVs with a diameter of <inline-formula> <tex-math>$5.2~\\\\mu $ </tex-math></inline-formula>m and a high aspect ratio (HAR) of 29:1 are developed. An extensive experimental and computational investigation of the MPFHS under varying flow rates and power conditions was conducted, showing that the MPFHS maintains an average chip temperature below <inline-formula> <tex-math>$72~^{\\\\circ }$ </tex-math></inline-formula>C, even with a total power dissipation of 500 W and a power density of 312 W/cm2 at a flow rate of 117 mL/min. The minimum total thermal resistance achieved was <inline-formula> <tex-math>$0.286~^{\\\\circ }$ </tex-math></inline-formula>C<inline-formula> <tex-math>$\\\\cdot $ </tex-math></inline-formula>cm2/W.\",\"PeriodicalId\":13085,\"journal\":{\"name\":\"IEEE Transactions on Components, Packaging and Manufacturing Technology\",\"volume\":\"15 1\",\"pages\":\"104-112\"},\"PeriodicalIF\":2.3000,\"publicationDate\":\"2024-12-12\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE Transactions on Components, Packaging and Manufacturing Technology\",\"FirstCategoryId\":\"5\",\"ListUrlMain\":\"https://ieeexplore.ieee.org/document/10795255/\",\"RegionNum\":3,\"RegionCategory\":\"工程技术\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q2\",\"JCRName\":\"ENGINEERING, ELECTRICAL & ELECTRONIC\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Transactions on Components, Packaging and Manufacturing Technology","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/10795255/","RegionNum":3,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q2","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

摘要

冷却是高性能3D集成电路(3D ic)面临的重大挑战。为此,本研究探索了用于大功率3d芯片堆叠的通硅通孔(TSV)兼容微针翅片散热器(MPFHS)。研制了直径为$5.2~ $ μ $ m、高纵横比(HAR)为29:1的铜tsv。在不同流量和功率条件下对MPFHS进行了广泛的实验和计算研究,结果表明,在流量为117 mL/min、总功耗为500 W、功率密度为312 W/cm2的情况下,MPFHS的平均芯片温度保持在$72~^{\circ}$ C以下。得到的最小总热阻为$0.286~^{\circ}$ C $\cdot $ cm2/W。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Toward TSV-Compatible Microfluidic Cooling for 3D ICs
Cooling presents a significant challenge for high-performance 3-D integrated circuits (3D ICs). To this end, this research explores through-silicon via (TSV)-compatible micropin-fin heat sink (MPFHS) for high-power 3-D chip stacks. Copper TSVs with a diameter of $5.2~\mu $ m and a high aspect ratio (HAR) of 29:1 are developed. An extensive experimental and computational investigation of the MPFHS under varying flow rates and power conditions was conducted, showing that the MPFHS maintains an average chip temperature below $72~^{\circ }$ C, even with a total power dissipation of 500 W and a power density of 312 W/cm2 at a flow rate of 117 mL/min. The minimum total thermal resistance achieved was $0.286~^{\circ }$ C $\cdot $ cm2/W.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
IEEE Transactions on Components, Packaging and Manufacturing Technology
IEEE Transactions on Components, Packaging and Manufacturing Technology ENGINEERING, MANUFACTURING-ENGINEERING, ELECTRICAL & ELECTRONIC
CiteScore
4.70
自引率
13.60%
发文量
203
审稿时长
3 months
期刊介绍: IEEE Transactions on Components, Packaging, and Manufacturing Technology publishes research and application articles on modeling, design, building blocks, technical infrastructure, and analysis underpinning electronic, photonic and MEMS packaging, in addition to new developments in passive components, electrical contacts and connectors, thermal management, and device reliability; as well as the manufacture of electronics parts and assemblies, with broad coverage of design, factory modeling, assembly methods, quality, product robustness, and design-for-environment.
期刊最新文献
Table of Contents IEEE Transactions on Components, Packaging and Manufacturing Technology Information for Authors IEEE Transactions on Components, Packaging and Manufacturing Technology Publication Information IEEE Transactions on Components, Packaging and Manufacturing Technology Society Information Table of Contents
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1