用于先进GAAFET技术的多级神经网络I-V和C-V BSIM-CMG模型全局参数提取器

IF 1.4 4区 物理与天体物理 Q3 ENGINEERING, ELECTRICAL & ELECTRONIC Solid-state Electronics Pub Date : 2025-06-01 Epub Date: 2025-02-11 DOI:10.1016/j.sse.2025.109081
Jen-Hao Chen , Fredo Chavez , Chien-Ting Tung , Sourabh Khandelwal , Chenming Hu
{"title":"用于先进GAAFET技术的多级神经网络I-V和C-V BSIM-CMG模型全局参数提取器","authors":"Jen-Hao Chen ,&nbsp;Fredo Chavez ,&nbsp;Chien-Ting Tung ,&nbsp;Sourabh Khandelwal ,&nbsp;Chenming Hu","doi":"10.1016/j.sse.2025.109081","DOIUrl":null,"url":null,"abstract":"<div><div>A I-V and C-V parameter extraction methodology with various gate lengths utilizing a multi-stage neural network is proposed. This multi-stage neural network contains four networks focusing on extracting parameters from four different regions in transistor’s characteristics, enabling a machine to emulate human’s parameter extraction strategy. This methodology begins with the generation of a training dataset through Monte Carlo simulation, varying 53 selected IV and CV BSIM-CMG model parameters. With each Monte Carlo-selected parameter set, the I-V, transconductance, output conductance and C-V characteristics of seven different GAAFETs with different gate lengths ranging from 9 nm to 389 nm are generated. This multi-stage neural network is trained with the GAAFETs’ characteristics as the input and the 53 model parameters as the output. After training, TCAD-generated GAAFET I-V, conductance and C-V data with various gate lengths are used to test this neural network parameter extractor’s ability of extracting BSIM-CMG model parameters that generate data accurately fitting the TCAD IV and CV data. It is demonstrated that this parameter extraction neural network can extract BSIM-CMG model parameters’ value for GAAFETs within few seconds.</div></div>","PeriodicalId":21909,"journal":{"name":"Solid-state Electronics","volume":"226 ","pages":"Article 109081"},"PeriodicalIF":1.4000,"publicationDate":"2025-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A multi-stage neural network I-V and C-V BSIM-CMG model global parameter extractor for advanced GAAFET technologies\",\"authors\":\"Jen-Hao Chen ,&nbsp;Fredo Chavez ,&nbsp;Chien-Ting Tung ,&nbsp;Sourabh Khandelwal ,&nbsp;Chenming Hu\",\"doi\":\"10.1016/j.sse.2025.109081\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"<div><div>A I-V and C-V parameter extraction methodology with various gate lengths utilizing a multi-stage neural network is proposed. This multi-stage neural network contains four networks focusing on extracting parameters from four different regions in transistor’s characteristics, enabling a machine to emulate human’s parameter extraction strategy. This methodology begins with the generation of a training dataset through Monte Carlo simulation, varying 53 selected IV and CV BSIM-CMG model parameters. With each Monte Carlo-selected parameter set, the I-V, transconductance, output conductance and C-V characteristics of seven different GAAFETs with different gate lengths ranging from 9 nm to 389 nm are generated. This multi-stage neural network is trained with the GAAFETs’ characteristics as the input and the 53 model parameters as the output. After training, TCAD-generated GAAFET I-V, conductance and C-V data with various gate lengths are used to test this neural network parameter extractor’s ability of extracting BSIM-CMG model parameters that generate data accurately fitting the TCAD IV and CV data. It is demonstrated that this parameter extraction neural network can extract BSIM-CMG model parameters’ value for GAAFETs within few seconds.</div></div>\",\"PeriodicalId\":21909,\"journal\":{\"name\":\"Solid-state Electronics\",\"volume\":\"226 \",\"pages\":\"Article 109081\"},\"PeriodicalIF\":1.4000,\"publicationDate\":\"2025-06-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Solid-state Electronics\",\"FirstCategoryId\":\"101\",\"ListUrlMain\":\"https://www.sciencedirect.com/science/article/pii/S0038110125000267\",\"RegionNum\":4,\"RegionCategory\":\"物理与天体物理\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"2025/2/11 0:00:00\",\"PubModel\":\"Epub\",\"JCR\":\"Q3\",\"JCRName\":\"ENGINEERING, ELECTRICAL & ELECTRONIC\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Solid-state Electronics","FirstCategoryId":"101","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/S0038110125000267","RegionNum":4,"RegionCategory":"物理与天体物理","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"2025/2/11 0:00:00","PubModel":"Epub","JCR":"Q3","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

摘要

提出了一种利用多级神经网络提取不同栅极长度的I-V和C-V参数的方法。该多阶段神经网络包含四个网络,重点从晶体管特性的四个不同区域提取参数,使机器能够模仿人类的参数提取策略。该方法首先通过蒙特卡罗模拟生成训练数据集,改变53个选定的IV和CV BSIM-CMG模型参数。在蒙特卡罗选择的参数设置下,得到了7种不同栅极长度(从9 nm到389 nm)的gaafet的I-V、跨导、输出导和C-V特性。该多阶段神经网络以GAAFETs的特征作为输入,53个模型参数作为输出进行训练。训练后,利用TCAD生成的GAAFET I-V、电导和不同栅极长度的C-V数据,测试该神经网络参数提取器提取BSIM-CMG模型参数的能力,生成的数据准确拟合TCAD IV和CV数据。实验证明,该神经网络可以在数秒内提取出GAAFETs的BSIM-CMG模型参数值。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A multi-stage neural network I-V and C-V BSIM-CMG model global parameter extractor for advanced GAAFET technologies
A I-V and C-V parameter extraction methodology with various gate lengths utilizing a multi-stage neural network is proposed. This multi-stage neural network contains four networks focusing on extracting parameters from four different regions in transistor’s characteristics, enabling a machine to emulate human’s parameter extraction strategy. This methodology begins with the generation of a training dataset through Monte Carlo simulation, varying 53 selected IV and CV BSIM-CMG model parameters. With each Monte Carlo-selected parameter set, the I-V, transconductance, output conductance and C-V characteristics of seven different GAAFETs with different gate lengths ranging from 9 nm to 389 nm are generated. This multi-stage neural network is trained with the GAAFETs’ characteristics as the input and the 53 model parameters as the output. After training, TCAD-generated GAAFET I-V, conductance and C-V data with various gate lengths are used to test this neural network parameter extractor’s ability of extracting BSIM-CMG model parameters that generate data accurately fitting the TCAD IV and CV data. It is demonstrated that this parameter extraction neural network can extract BSIM-CMG model parameters’ value for GAAFETs within few seconds.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
Solid-state Electronics
Solid-state Electronics 物理-工程:电子与电气
CiteScore
3.00
自引率
5.90%
发文量
212
审稿时长
3 months
期刊介绍: It is the aim of this journal to bring together in one publication outstanding papers reporting new and original work in the following areas: (1) applications of solid-state physics and technology to electronics and optoelectronics, including theory and device design; (2) optical, electrical, morphological characterization techniques and parameter extraction of devices; (3) fabrication of semiconductor devices, and also device-related materials growth, measurement and evaluation; (4) the physics and modeling of submicron and nanoscale microelectronic and optoelectronic devices, including processing, measurement, and performance evaluation; (5) applications of numerical methods to the modeling and simulation of solid-state devices and processes; and (6) nanoscale electronic and optoelectronic devices, photovoltaics, sensors, and MEMS based on semiconductor and alternative electronic materials; (7) synthesis and electrooptical properties of materials for novel devices.
期刊最新文献
MnFe2O4 nanoparticles for VOCs sensing application at low operating temperature Wire resistance impact and compensation methods in analog switching 1R memristive crossbar arrays Analysis of spatial distribution of remnant polarization in inverted staggered a-IGZO/HZO ferroelectric thin-film transistor using capacitance-voltage characteristics A method for series resistance extraction in advanced MOSFETs Implementation of transient-tolerant memristor-based threshold logic gate unit cell
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1