利用气溶胶喷射技术用偏置过孔进行多层导电金属化

IF 2.2 4区 工程技术 Q3 ENGINEERING, ELECTRICAL & ELECTRONIC Journal of Electronic Packaging Pub Date : 2022-03-17 DOI:10.1115/1.4054131
P. Lall, Kartik Goyal, Scott Miller
{"title":"利用气溶胶喷射技术用偏置过孔进行多层导电金属化","authors":"P. Lall, Kartik Goyal, Scott Miller","doi":"10.1115/1.4054131","DOIUrl":null,"url":null,"abstract":"\n The transition of additive printed electronics into high-volume production requires process consistency to allow quality control of the manufactured product. Process recipes are needed for multilayer substrates with z-axis interconnects in order to enable complex systems. In this paper, process recipes have been developed through fundamental studies of the interactions between the process parameters and the mechanical-electrical performance achieved for multilayer substrates. The study reported in this paper focuses on printed vias also known as donut vias. Aerosol jet process parameters studied include carrier mass flow rate, sheath mass flow rate, exhaust mass flow rate, print speed, number of passes, sintering time and temperature, UV-intensity for UV-cure, and standoff height. The electrical performance has been quantified through the measurements of resistance. The mechanical performance has been quantified through measurement of shear load-to-failure. The effect of sequential build-up on the mechanical-electrical properties vs process parameters have been quantified for up to 8-layers designs. The performance of 5-layer and 8-layer additively printed substrate designs and effect of multiple vias has been compared to assess process consistency.","PeriodicalId":15663,"journal":{"name":"Journal of Electronic Packaging","volume":" ","pages":""},"PeriodicalIF":2.2000,"publicationDate":"2022-03-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Multilayer Conductive Metallization with Offset Vias Using Aerosol Jet Technology\",\"authors\":\"P. Lall, Kartik Goyal, Scott Miller\",\"doi\":\"10.1115/1.4054131\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"\\n The transition of additive printed electronics into high-volume production requires process consistency to allow quality control of the manufactured product. Process recipes are needed for multilayer substrates with z-axis interconnects in order to enable complex systems. In this paper, process recipes have been developed through fundamental studies of the interactions between the process parameters and the mechanical-electrical performance achieved for multilayer substrates. The study reported in this paper focuses on printed vias also known as donut vias. Aerosol jet process parameters studied include carrier mass flow rate, sheath mass flow rate, exhaust mass flow rate, print speed, number of passes, sintering time and temperature, UV-intensity for UV-cure, and standoff height. The electrical performance has been quantified through the measurements of resistance. The mechanical performance has been quantified through measurement of shear load-to-failure. The effect of sequential build-up on the mechanical-electrical properties vs process parameters have been quantified for up to 8-layers designs. The performance of 5-layer and 8-layer additively printed substrate designs and effect of multiple vias has been compared to assess process consistency.\",\"PeriodicalId\":15663,\"journal\":{\"name\":\"Journal of Electronic Packaging\",\"volume\":\" \",\"pages\":\"\"},\"PeriodicalIF\":2.2000,\"publicationDate\":\"2022-03-17\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Journal of Electronic Packaging\",\"FirstCategoryId\":\"5\",\"ListUrlMain\":\"https://doi.org/10.1115/1.4054131\",\"RegionNum\":4,\"RegionCategory\":\"工程技术\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q3\",\"JCRName\":\"ENGINEERING, ELECTRICAL & ELECTRONIC\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Journal of Electronic Packaging","FirstCategoryId":"5","ListUrlMain":"https://doi.org/10.1115/1.4054131","RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 1

摘要

增材印刷电子产品向大批量生产的过渡需要过程一致性,以便对制造产品进行质量控制。为了实现复杂的系统,需要具有z轴互连的多层基板的工艺配方。在本文中,通过对工艺参数与多层衬底的机电性能之间相互作用的基础研究,开发了工艺配方。本文报道的研究重点是印刷过孔,也称为甜甜圈过孔。所研究的气溶胶喷射工艺参数包括载流子质量流量、护套质量流量、排气质量流量、打印速度、道次、烧结时间和温度、uv固化的紫外线强度和固化高度。电性能已通过电阻的测量加以量化。通过测量剪切载荷到破坏的力学性能已被量化。对于多达8层的设计,顺序堆积对机械-电气性能和工艺参数的影响已经量化。比较了5层和8层增材印刷基板设计的性能和多通孔的效果,以评估工艺一致性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Multilayer Conductive Metallization with Offset Vias Using Aerosol Jet Technology
The transition of additive printed electronics into high-volume production requires process consistency to allow quality control of the manufactured product. Process recipes are needed for multilayer substrates with z-axis interconnects in order to enable complex systems. In this paper, process recipes have been developed through fundamental studies of the interactions between the process parameters and the mechanical-electrical performance achieved for multilayer substrates. The study reported in this paper focuses on printed vias also known as donut vias. Aerosol jet process parameters studied include carrier mass flow rate, sheath mass flow rate, exhaust mass flow rate, print speed, number of passes, sintering time and temperature, UV-intensity for UV-cure, and standoff height. The electrical performance has been quantified through the measurements of resistance. The mechanical performance has been quantified through measurement of shear load-to-failure. The effect of sequential build-up on the mechanical-electrical properties vs process parameters have been quantified for up to 8-layers designs. The performance of 5-layer and 8-layer additively printed substrate designs and effect of multiple vias has been compared to assess process consistency.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
Journal of Electronic Packaging
Journal of Electronic Packaging 工程技术-工程:电子与电气
CiteScore
4.90
自引率
6.20%
发文量
44
审稿时长
3 months
期刊介绍: The Journal of Electronic Packaging publishes papers that use experimental and theoretical (analytical and computer-aided) methods, approaches, and techniques to address and solve various mechanical, materials, and reliability problems encountered in the analysis, design, manufacturing, testing, and operation of electronic and photonics components, devices, and systems. Scope: Microsystems packaging; Systems integration; Flexible electronics; Materials with nano structures and in general small scale systems.
期刊最新文献
Simultaneous Characterization of Both Ctes and Thermal Warpages of Flip-Chip Packages with a Cap Using Strain Gauges Research Status and Progress On Non-Destructive Testing Methods for Defect Inspection of Microelectronic Packaging Effects of Thermal-Moisture Coupled Field On Delamination Behavior of Electronic Packaging Heat Dissipation Design Based On Topology Optimization And Auxiliary Materials Optimal Design of Thermal Cycling Reliability For PBGA Assembly via FEM and Taguchi Method
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1